

HIPKITTENS: Fast and *Furious* AMD Kernels

William Hu[△], Drew Wadsworth[△], Sean Siddens[†], Stanley Winata[†], Daniel Y. Fu[‡], Ryan Swann[†], Muhammad Osama[†], Christopher Ré[△], and Simran Arora[△]

[△]Stanford University

[†]Advanced Micro Devices, Inc.

[‡]University of California, San Diego

¹{willhu, simarora}@stanford.edu

November 12, 2025

Abstract

AMD GPUs offer state-of-the-art compute and memory bandwidth; however, peak performance AMD kernels are written in raw assembly. To address the difficulty of mapping AI algorithms to hardware, recent work proposes C++ embedded and PyTorch-inspired domain-specific languages like THUNDERKITTENS (TK) to simplify high performance AI kernel development on NVIDIA hardware. We explore the extent to which such primitives — for explicit tile-based programming with optimized memory accesses and fine-grained asynchronous execution across workers — are NVIDIA-specific or general. We provide the first detailed study of the programming primitives that lead to performant AMD AI kernels, and we encapsulate these insights in the HIPKITTENS (HK) programming framework. We find that tile-based abstractions used in prior DSLs generalize to AMD GPUs, however we need to rethink the algorithms that instantiate these abstractions for AMD. We validate the HK primitives across CDNA3 and CDNA4 AMD platforms. In evaluations, HK kernels compete with AMD’s hand-optimized assembly kernels for GEMMs and attention, and consistently outperform compiler baselines. Moreover, assembly is difficult to scale to the breadth of AI workloads; reflecting this, in some settings HK outperforms all available kernel baselines by $1.2 - 2.4\times$ (e.g., $d = 64$ attention, GQA backwards, memory-bound kernels). These findings help pave the way for a single, tile-based software layer for high-performance AI kernels that translates across GPU vendors. HIPKITTENS is released at: <https://github.com/HazyResearch/HipKittens>.

1 Introduction

While AI has largely used a single hardware vendor in the past [2, 16, 26], AMD GPU hardware now offers state-of-the-art peak compute and memory bandwidth (Table 2). However, the lack of mature software support creates a hardware lottery (“CUDA moat”) [29, 30]. Peak-performance AMD kernels are *written in raw assembly* by a handful of experts (i.e., the AITER library [3]), which is slow to scale to the breadth of AI workloads. For instance, AITER and PyTorch Llama GQA backwards achieve just 30% and 24% of SoTA performance respectively on AMD MI355X GPUs (Section 4).

Developing NVIDIA kernels also required painstaking effort a few years ago. For instance, using low level CUDA/CUTLASS, it took *two years* between the H100 GPU’s release and the release of peak performance open-source attention kernels [31]. Compilers like Triton [34] are simpler to use, but sacrifice performance and struggle to quickly support new hardware features [33, 35]. AI-designed kernels are showing early promise [9, 17], but current models also struggle to use new hardware features [27] and are susceptible to reward hacking [9]. Recently, lightweight C++ embedded DSLs like THUNDERKITTENS (TK) (and successors like CuTe DSL [24] and Gluon [38]) consider simplifying development by encoding kernel design in terms of a small set of opinionated primitives that give the developer full control:

1. **Tiles.** The basic data type is a *tile* with optimized memory access patterns. TK exposes lightweight PyTorch-inspired bulk compute operators (`mma`, `exp`, etc.) over tiles, wrapping PTX. Tiles help developers explicitly manage data at each level of the GPU memory hierarchy.




Figure 1: We study whether existing tile based programming primitives suffice for AMD kernels, or whether entirely new primitives are needed. Our study led to HIPKITTENS: a minimal and opinionated set of primitives for fast and *furious* AMD kernels. HK introduces a general 8-WAVE PING-PONG SCHEDULE to overlap compute and memory, programmer controlled register allocation, and efficient shared memory and chiplet-aware swizzling algorithms to enable a suite of high performance AMD AI kernels.

2. **Overlapping.** A few basic kernel patterns help developers achieve high occupancy, or schedule workers (*waves* on AMD, *warps* on NVIDIA) onto the different hardware execution units. Modern NVIDIA kernels have consolidated around wave specialization (producer-consumer) scheduling patterns [31, 32, 33, 36, 37].
3. **Grid scheduling.** By assigning work to thread blocks in the appropriate order, a developer can maximize the reuse of non-programmable cache memory.

Our work asks whether entirely new programming primitives are needed to simplify AMD kernel development, or whether existing primitives suffice. Ideally, we would have a simple framework that helps developers write a breadth of high performance kernels. Our exploration led to HIPKITTENS (HK), a minimal collection of C++ embedded programming primitives for AMD:

1. **Optimized access patterns for programmable GPU memory.** Careful register memory management is critical for peak performance kernels. HK retains the tile data structures of prior DSLs to help developers manage memory [33]. However, optimizing the tiles for AMD introduces new challenges.

Compilers such as Triton and HIPCC routinely impact the kernel developer’s ability to carefully schedule register allocations and lifetimes (Sec. 3.2). For instance, HIPCC prevents the HIP developer from using certain types of registers (AGPRs) as input operands to matrix instructions.¹ We thus introduce a way for the developer to *bypass* the compiler altogether, and explicitly pin the registers belonging to each tile.

As for memory access patterns, different NVIDIA matrix instruction shapes are all built from the same underlying *core matrix* structure, which makes it easy to use a single tile swizzle strategy for all shapes as in TK and Linear Layouts [38]. AMD matrix instructions lack this compositional structure, leading to an explosion in the number of tile layouts. Further, the shared memory bank structure and order in which threads in a wave run, differs based on the memory instruction on AMD (Sec. 3.2). HK handles this complexity for the developer when tiles are created.

2. **Schedules to overlap compute and memory.** Ideally we would have simple, reusable patterns for scheduling the compute and memory within kernels that generalize across AI workloads. The wave specialization pattern dominates NVIDIA kernels and DSLs; *producer waves* handle memory operations while *consumers* execute bulk compute operations over large tiles. However, we find that this pattern underperforms on AMD CDNA3 and CDNA4 GPUs due to architectural differences—AMD’s static register allocation means that producer waves consume registers without contributing to computation, which limits the output tile size that gets computed per thread block and thus the kernel’s arithmetic intensity. On the MI355X, wave specialization achieves just 80% of peak BF16 GEMM performance (Tab. 2).

¹AMD CDNA includes 512 registers per SIMD, which are evenly partitioned across waves co-located on the SIMD. For kernels with a single SIMD per wave, the hardware splits the registers into 256 vector general-purpose registers (VGPRs) and 256 accumulator registers (AGPRs).

SPEC	NVIDIA B200 SXM5	AMD MI355X OAM
BF16 MATRIX / TENSOR	2.2 PFLOPs	2.5 PFLOPs
MXFP8 MATRIX / TENSOR	4.5 PFLOPs	5.0 PFLOPs
MXFP6 MATRIX / TENSOR	4.5 PFLOPs	10.1 PFLOPs
MXFP4 MATRIX / TENSOR	9.0 PFLOPs	10.1 PFLOPs
MEMORY CAPACITY	180 GB	288 GB
MEMORY BANDWIDTH	8.0 TB/s	8.0 TB/s




Figure 2: **Hardware overview.** (Left) Peak memory and compute speeds for the latest generation GPU platforms [7, 23]. (Right) Diagram of the AMD GPU software and hardware hierarchy.

We identify two alternate scheduling patterns that consistently achieve peak AMD performance: 8-WAVE PING-PONG and 4-WAVE INTERLEAVE, which tradeoff programmability with performance (Tab. 3). The 8-WAVE pattern employs two waves per SIMD that alternate between compute and memory roles, each executing large bulk tile operations (Fig. 1), while the 4-WAVE pattern employs one wave per SIMD and finely interleaves instructions over small tile sizes. Remarkably, the simple 8-WAVE pattern is sufficient to match AMD’s hand-optimized assembly kernels across BF16 GEMM, FP8 GEMM, and attention forward, and outperforms baselines by 1.8 $\times$ on GQA non-causal backward.

- Optimized access patterns for non-programmable GPU memory.** Chiplet architectures are becoming the dominant path to GPU scaling—NVIDIA Blackwell uses 2 chips, AMD MI355X uses 8—but existing frameworks ignore their hierarchical cache structures, leaving performance untapped. Each AMD CDNA4 chiplet contains 32 processors with private L2 cache, while all chiplets share a last-level cache (LLC) between L2 and global memory. These hierarchical caches have orthogonal preferences for how work is parallelized across thread blocks. Table 4 demonstrates an instance where a naive row-major ordering for allocating work to thread blocks achieves only a 36% L2 hit rate for BF16 GEMMs. We show that optimizing solely for L2 reuse (e.g., to 79% hit rate) degrades LLC performance and overall bandwidth. HK introduces an algorithm that models both cache levels when scheduling thread blocks. This improves performance by 19% over the naive row-major baseline (Tab. 4).

Evaluation. We validate HIPKITTENS on AMD CDNA3 MI325X and CDNA4 MI355X GPUs. On the most widely used and optimized workloads in AI, HK competes with or outperforms all AMD baselines (BF16 FP8 GEMM, GQA/MHA Attention forward and backward, RoPE, LayerNorm). HK outperforms all available AMD baselines on average, including AMD’s *hand-optimized kernels that have been written in raw assembly*. However, assembly is not a scalable method for kernel development and leaves many important AI workloads unsupported — in such settings (e.g., some attention shapes, GQA backwards, memory bound kernels), HK outperforms the available AMD baselines by 1.2 – 10 $\times$. Furthermore, HK consistently outperforms compilers approaches (e.g., by up to 3 $\times$ the Triton BF16 GEMM and 2 $\times$ the Mojo MHA forwards).

We contribute (1) principles for writing high performance AMD kernels, (2) HK, a collection of opinionated C++ programming primitives for the AI community, and (3) a suite of performant AMD kernels. We further show that the tile primitives proposed in the TK DSL transfer to AMD, providing evidence that one unified and performant programming model is possible across AI accelerators. Scaling kernel support across *multiple silicon platforms* is key to unlocking the “compute capacity needed to achieve AI’s full potential” [25]. We hope this work helps open AI’s hardware landscape.

2 Background

In this section, we provide background on AMD GPU hardware in Section 2.1 and discuss related work in Section 2.2. Section B provides an extended discussion of related work.

2.1 GPU fundamentals

GPU kernels are small programs that load data, perform work on it, and write the results back out to memory. We generally adopt AMD terminology in this work and provide a mapping between AMD and NVIDIA terminology in Appendix A.

1. **Compute hierarchy.** Kernels are executed by tens of thousands of threads across hundreds of processors, called “compute units” (CUs). CUs organize their hardware resources in 4 “single instruction, multiple data” (SIMD) units. Threads are arranged in a hierarchy: threads are the smallest units of execution, “waves”, groups of 64 threads, execute in lockstep on individual SIMDs, and “thread blocks”, groups of waves, are jointly scheduled on the CUs. AMD MI355X GPUs contain 256 CUs organized into 8 accelerator complex dies (XCDs) of 32 CUs in a chiplet layout.
2. **Memory hierarchy.** Memory is organized in a hierarchy: small amounts of quick-access and large amounts of slow-access memory. A single SIMD contains 512 32-bit vector registers (for a total of 512KB per CU). Each CU has an L1 cache and shared memory that can be accessed by multiple waves in the same thread block. Each XCD shares a non-programmable 4MB L2 cache. All CUs share a large, slow global memory (HBM) and a last level cache (LLC) sits between L2 and HBM.
3. **Occupancy.** Threads execute instructions on physical execution units (ALU, FMA, matrix cores), which are specialized for different types of compute. Instructions performed by these units each have a fixed issue latency and limited amount of bandwidth. Different waves can occupy different units simultaneously to avoid saturating any single unit. Each unit imposes different constraints on the memory layouts, or the mapping of logical data elements to physical thread ownership [6].

Software overview. Developers can write kernels at different levels of the software stack. Raw assembly provides maximal control over register usage and instruction selection and ordering. CUDA / HIP C++ gets compiled (via NVCC, HIPCC) to assembly, and the compiler may introduce its own instruction reordering and register lifetime tracking. LLVM accepts compiler hints, which let the developer guide the compiler’s behavior. Some compilers expose high level interfaces on top of C++ (e.g., Python [28], Triton [34]).

2.2 Related work

Currently, peak-performance AMD kernels finely interleave compute and memory instruction issues in raw assembly (see the AITER and Composable Kernel libraries) [3, 4]. In contrast, to simplify and accelerate the kernel development process, the AI community recently adopted bulk programming operators over optimized *tile* primitives for kernel development, as proposed in THUNDERKITTENS [33]² and successors (e.g., CuTe DSL [24]³, Gluon [38]⁴). However, these existing C++ based DSLs only run on NVIDIA GPUs, wrapping PTX and CUDA. Compiler libraries such as Triton, TileLang, and Mojo are built on top of LLVM/MLIR [18, 19, 20] and can compile for AMD GPUs. However, these works have neither provided reusable principles or primitives for AMD, nor released comprehensive suites of high performance AMD kernels. For instance, Mojo’s MHA kernel suffers from expensive bank conflicts and achieves just 50% of the peak kernels’ performance on the MI355X.⁵ HIPKITTENS provides the first systematic set of AMD AI kernel primitives towards opening up the hardware landscape.

3 HipKittens

This section describes HIPKITTENS (HK), a framework for programming AI kernels on AMD GPUs. HK builds on the THUNDERKITTENS framework [33], which uses C++ embedded tile-based programming primitives to simplify high-performance and flexible AI kernel development (discussed in Section 3.1). We describe HK’s principles for optimizing the access patterns of programmable GPU memory in Section 3.2, maximizing occupancy in Section 3.3, and optimizing the access patterns of non-programmable cache memory in Section 3.4.

3.1 Tile programming interface

Like existing kernel frameworks, HK adopts tiles as the basic data structure and provides a suite of optimized operators over tiles. The tile design and suite of operators is heavily inspired by PyTorch and NumPy [14, 28],

²<https://github.com/HazyResearch/ThunderKittens> (May 2024)

³https://docs.nvidia.com/cutlass/media/docs/pythonDSL/cute_dsl.html (Sept 2025)

⁴<https://github.com/triton-lang/triton/tree/main/python/tutorials/gluon> (June 2025)

⁵Measured using `rocprofv3 --pmc SQ_LDS.BANK.CONFLICT,SQ_INSTS.LDS --output-format csv --output-file profiles.3 -d out --mojo bench_mha.mojo` at <https://github.com/modular/modular/tree/main/max/kernels/benchmarks/gpu> in the nightly Modular build on a MI355X GPU on 11/06/2025.

METHOD	SEQ. LENGTH	TFLOPS
HK	4096	855
HK WITH PINNED REGISTERS	4096	1024
AMD ASSEMBLY (AITER)	4096	1018
HK	8192	909
HK WITH PINNED REGISTERS	8192	1091
AMD ASSEMBLY (AITER)	8192	1169

Table 1: **Explicit register scheduling enables increased developer control.** A 4-wave MHA non-causal backwards kernel implemented in HIP underperforms AMD’s raw assembly kernel (AITER) due to compiler limitations. We match AITER by bypassing the compiler and pinning register tiles to explicit registers. We use batch size 16, heads 16 and head dim 128.

given their familiarity to the AI community.

- **Memory.** The developer can initialize tiles in register or shared memory. A tile is parametrized by a `dtype` (FP32, BF16, FP16, FP8, FP6), `rows`, `columns` and a `layout` (row or column major). Tile rows and columns are restricted to be a multiple of the matrix core shape. HK provides operators to `load` and `store` tiles across different levels of the GPU memory hierarchy.
- **Compute.** HK provides a suite of bulk compute operators over tiles, inspired by the set of operators in PyTorch (e.g., `mma`, `exp`, `add`). The functions are lightweight and do not add overhead as they directly wrap raw AMD CDNA assembly/HIP (NVIDIA PTX/CUDA for TK).

Given these familiar programming primitives, HK automatically optimizes the memory access patterns for tiles. Memory management on AMD GPUs raises key challenges at each level of the hierarchy, discussed next.

3.2 Optimizing programmable memory access

We now discuss the specifics of HIPKITTENS tiles.

3.2.1 Developer-controlled register scheduling

Careful register management is critical for high performance. However, compilers either prevent (e.g., Triton) or impede (e.g., in the HIPCC compiler) the developer’s ability to maximally control register allocations.

For instance, in kernels with a single wave per SIMD, the AMD hardware splits the SIMD’s 512 registers into 256 vector general-purpose registers (VGPRs) and 256 accumulator registers (AGPRs). However, while the hardware does support using AGPRs as input to matrix core instructions, HIPCC does not. For workloads that involve both matrix and vector operations (e.g., attention backwards), kernels compiled via HIPCC would need to generate redundant `v_accvgpr_read` instructions that move data from AGPRs to VGPRs prior to issuing matrix instructions.

Explicit register scheduling. The compiler constraints motivate a feature in HK that gives developers the ability to fully control register scheduling. The developer pins the registers belonging to each tile, rather than letting HIPCC manage the registers. By bypassing the compiler, the developer can use AGPRs as inputs to matrix instructions, resulting in our SoTA-level backwards attention kernel (Tab. 1). The interface for programming with pinned register tiles exactly matches that of using standard compiler-managed register tiles. We leave both options so developers can choose the level of control they want.

3.2.2 Tiles for heterogeneous matrix core shapes

AI kernels use different matrix core instruction shapes ($M \times N \times K$), depending on the workload properties, in order to carefully manage register pressure. However, it is challenging to use multiple shapes on AMD GPUs.

Matrix layout complexity. Recall that GPU matrix instructions impose rules as to which thread owns each data element in its registers. Further, shared memory accesses result in bank conflicts if multiple threads in a wave attempt to access the same bank simultaneously. Waves (and NVIDIA warps) execute shared memory accesses in *phases*; i.e., a *subset* of threads in a wave accesses shared memory concurrently [13].

The complexity of AMD matrix layouts relative to NVIDIA layouts impacts the access patterns at each level of the GPU memory hierarchy. First, NVIDIA matrix instructions use a *regular* pattern (Fig. 3a); all




Figure 3: Matrix layouts on NVIDIA and AMD GPUs. The shaded cells in each matrix represent elements owned by thread 0.

shapes are composed from an underlying 16×16 *core matrix* building block that is stamped out multiple times depending on the overall matrix instruction shape. Thus, prior frameworks like TK [33] and Linear layouts [38], can use a unified swizzling strategy that generalizes across matrix shapes. Meanwhile, each AMD matrix instruction uses an entirely different layout without a similar underlying structure. Second, NVIDIA instructions sequentially assign threads to phases (e.g., threads 0-7 in phase one, 8-15 in phase two). Meanwhile on AMD, the phases are non-sequential and differ based on the memory instruction.⁶




Figure 4: **Swizzle pattern for a 16x32 tile of BF16s.** Shared memory on AMD CDNA4 GPUs have different banking behavior depending on the instruction. `ds_read.b128` accesses shared memory through 64 banks, each 32-bits wide, and correspond the individual cells and numbers in the figure. The shaded cells represent banks that are accessed by the first phase of a `ds_read.b128` instruction for a 16x32 row layout register tile. On the left is an unswizzled layout suffering from 2-way bank conflicts. On the right is a swizzled layout with no bank conflicts. The swizzle applied here swaps the first 8 columns with the last 8 starting from the 8th row. This swizzling strategy simultaneously enables bank-conflict free accesses from column-major reads using `ds_read.b64.tr.b16`. Details can be found in D.1.

Optimized tile memory. We discuss how HK abstracts away this complexity from kernel developers:

1. **Register.** By default, register tiles in HK use the smallest MFMA instruction since this provides maximal scheduling control as highlighted in Section 3.3. However, for the edge case kernels that use alternate sizes, HK lets the developer parameterize the desired register tile by the MFMA instruction shape.
2. **Shared.** On AMD GPUs, it is not possible to use a single swizzle pattern for all layouts (a simple counter-example is provided in Appendix D.1). While we could implement unique swizzle patterns for every matrix layout, this adds code complexity. Instead, we identify the layouts that commonly co-occur and support swizzle patterns that are bank conflict free for these instances. Figure 4 shows one such swizzle that is bank conflict free for both the 16×32 row layout and column layout load.
3. **Global.** AMD GPUs support direct asynchronous HBM to shared memory loads. Like TMA, these loads bypass the register file. The instruction takes as input per-thread addresses in HBM from which each

⁶For e.g., the threads in a wave execute the `ds_read.b128` instruction in 4 phases and load data from 64 shared memory banks, each 4-bytes wide, while a `ds_read.b96` executes over 8 phases and loads from 32 banks. The phases are undocumented in the CDNA ISA so we create a solver to determine them, and document the phases in Tab. 5.

# P / # C	MFMA SHAPE	OUTPUT	TFLOPS
HK 4 / 8	$16 \times 16 \times 32$	128×256	893
HK 4 / 12	$16 \times 16 \times 32$	192×256	1278
HK 0 / 8	$16 \times 16 \times 32$	192×256	1281
HK 0 / 8	$16 \times 16 \times 32$	256×256	1610
TK	$256 \times 256 \times 16$	256×256	1538
CUTLASS	$256 \times 256 \times 16$	256×256	1570

Table 2: **Producer consumer comparisons.** We report results for a series of producer consumer BF16 GEMM kernels of shape $M = N = K = 8192$. We denote the number of producers and consumers as P and C respectively. We denote the underlying matrix instruction size, output tile size computed per thread block, and TFLOPS measured (500 iterations of warmup, 100 iterations of measurement on inputs from $\mathcal{N}(0, 1)$). AMD kernels run on an MI355X and NVIDIA kernels (TK, CUTLASS) on a B200.

thread will read data. While DSLs like TK directly swizzle the shared memory addresses, swizzling shared memory on AMD is instead accomplished by swizzling on the HBM addresses.

3.3 Overlapping compute and memory utilization

We study the principles for scheduling instructions within AMD AI kernels and identify two high-performance patterns that lead to peak utilization across diverse workloads.

Current approaches and their limitations. State-of-the-art AI kernels and DSLs have consolidated around *wave specialization*—a pattern where specialized producer waves handle memory movement while consumer waves handle computation. This approach dominates in NVIDIA implementations including FlashAttention-3 [31], COMET for MoE [37], and GEMMs [10], and kernel DSLs like TK [33] and TileLang [36]. In this paradigm, waves occupy specific hardware units for long periods of time, so they can issue bulk operations over large tile primitives. This tile-based programming makes the code size compact and readable.

However, wave specialization struggles to generalize to modern AMD devices due to fundamental architectural differences. Instead, state-of-the-art AMD kernels (AITER [3], CK [4]) resort to raw assembly to finely interleave instruction issues—an approach orthogonal to tile-based programming. While it might seem that AMD requires bespoke schedules for each AI workload, we identify simple general principles that achieve high performance across diverse applications.

3.3.1 Wave specialization underperforms on AMD

NVIDIA kernels implement wave specialization using dedicated memory access hardware (*tma*), asynchronous matrix multiplies which accept operands directly from shared or tensor memory (*wgmma*, *tcgnen05*), deep pipelines enabled by large shared memory per processor (B200 has 40% larger SRAM than AMD MI355X per processor), register reallocation (where the register-efficiency of TMA lets producers give their registers to consumers), and hardware synchronization primitives (*mbarriers*). AMD lacks these architectural features, changing the kernel design space.

To evaluate how these differences impact performance, we vary the synchronization mechanism, pipeline depth, and producer-consumer ratios (Tab. 2). Our experiments reveal two principles. We need to maximize the output tile size computed per thread block to increase the arithmetic intensity (operations per byte moved), and we need to maximize the pipeline depth to hide the latency of memory loads.

Peak performance open-source TK and CUTLASS profiler-selected GEMMs use wave specialization and an output tile size of 256×256 on the B200.⁷

Our best AMD GEMM achieves comparable performance when computing a 256×256 output tile per thread block only when using *no wave specialization* (i.e., zero producers) and degrades as the number of producers increases (Tab. 2). This is because AMD hardware statically divides registers across all waves [5], meaning producers consume registers without contributing to output computation. This limits the usable output tile size when using wave specialization.

⁷The profiler sweeps and tunes the suite of CUTLASS GEMMs, selecting the best one for the shape and dtype.

KERNEL	PATTERN	LoC	TFLOPS
FP8 GEMM	8-WAVE	48	3222
FP8 GEMM	4-WAVE	183	3327
MHA BACKWARDS	8-WAVE	331	894
MHA BACKWARDS	4-WAVE	989	1091

Table 3: **Scheduling patterns for AMD.** We identify two primary paradigms—8-WAVE and 4-WAVE—that generalize across workloads. Both patterns can leverage HK’s tile primitives. We report the hot loop code size and TFLOPs, showing how these patterns trade off programmability and performance.

Tradeoffs. NVIDIA’s larger shared memory enables the use of deep pipelines while using large matrix instruction shapes (e.g., $256 \times 256 \times 16$). However, AMD’s smaller tensor core shapes (e.g., $16 \times 16 \times 32$) provide an alternative path to establish deep pipelines by using finer-granularity load and compute stages.

NVIDIA’s matrix multiply instructions, which accept operands from shared or tensor memory, helps alleviate register pressure, and it may be surprising that AMD can match performance without this. However, AMD devices have a $2\times$ larger register file to compensate.

We also validate that using shared memory atomics instead of *mbarriers* adds negligible overhead; we find the 192×256 producer consumer kernel, which uses atomics, performs similarly to our non-wave-specialized kernel emphasizing that the output tile shape is the dominant factor impacting performance (Tab. 2).

3.3.2 Performant scheduling patterns for AMD AI kernels

AMD GPUs have four SIMD units per CU, and waves scheduled on the same SIMD can overlap compute and memory instructions. We identify two scheduling patterns that consistently achieve peak performance across AI workloads by exploiting this parallelism differently:

1. **8-wave ping-pong (balanced workloads).** This pattern employs eight waves per thread block—two resident per SIMD. The waves are split into two groups of four, with each group containing one wave per SIMD. Within each SIMD, the two waves alternate the type of work each does: one issues only compute instructions while the other issues only memory instructions, and then they swap roles, flipping back and forth between compute and memory as shown in Figure 1. A conditional barrier controls the alternation.

This pattern excels when compute and memory durations are roughly balanced. A SIMD’s compute wave executes matrix fused multiply add (MFMA) instructions while its paired memory wave prefetches the next data, hiding memory effectively.


2. **4-wave interleave (imbalanced workloads).** This pattern places exactly one wave on each of the processor’s four SIMDs. Each wave issues both compute and memory instructions in a carefully staggered sequence to maximize occupancy of the hardware units.

This fine-grained pattern better saturates both MFMA and LDS pipelines when workloads are imbalanced (either compute-heavy or memory-heavy). The wave per SIMD can adapt its instruction mix dynamically.

These schedules tradeoff programmability and performance. HK lets developers use tile-based primitives to implement either of these patterns, albeit at different tile *granularities*. 8-WAVE PING-PONG allows for large tile primitives similar to the ones used in *wave specialization*. On the other hand, 4-WAVE INTERLEAVE requires developers to program with small base tile primitives, extending the code size due to finer grained instruction issues. This tradeoff is captured in Table 3. Surprisingly, we find that 8-WAVE is *sufficient* to match or outperform AMD’s raw assembly kernels across BF16 GEMM, FP8 GEMM, and attention forwards workloads. On GQA non-causal attention backwards, our 8-WAVE kernel outperforms the baselines (PyTorch SDPA, CK, and AITER) by $1.8\times$, and our 4-WAVE kernel delivers an even larger $2.3\times$ speedup.

3.4 Optimizing the access patterns of non-programmable GPU memory

Modern GPUs—AMD and NVIDIA—are moving towards chiplet, rather than monolithic, architectures (e.g., Blackwell is comprised of two chips). This results in a disaggregated cache hierarchy, where distinct *clusters* of processors are attached to distinct slices of the GPU cache (see Figure 2). Here, we explore principles for disaggregated cache scheduling and introduce HK’s algorithm for cache reuse.



BLOCK ORDER	L2 %	LLC %	MEM. BW	TFLOPS
Matrix Multiply (M=N=K=9216, MT 192x256x64)				
ROW-MAJOR	55%	95%	15.1 TB/s	1113
XCD (W7/C216)	79%	24%	14.9 TB/s	991
XCD (W5/C25)	75%	93%	18.3 TB/s	1145
Matrix Multiply (M=N=K=14592, MT 192x256x64)				
ROW-MAJOR	36%	76%	10.7 TB/s	900
XCD (W8/C542)	79%	7%	13.9 TB/s	980
XCD W8/C64	78%	55%	16.6 TB/s	1068

Table 4: **Chiplet swizzling for cache reuse.** Visualization of three different grid schedules for the output matrix of a $M = N = K = 9216$ BF16 GEMM. The color represents the XCD assignment for the first set of thread blocks scheduled across the GPU (256 CUs). Schedule 5a (Table Row 1) assigns blocks to the grid according to block ID. Schedules 5b (Table Row 2) and 5c (Table Row 3) apply Algorithm 1 with different window and chunk size parameters. Table 4 shows how these schedules trade off L2 and LLC reuse to gain performance. Figure 18a provides the corresponding visualization for for the 14592 shape.

Cost model. AMD devices use two types of caches – L2 and LLC – where cache misses have a worst case miss penalty of 300ns for the L2 cache and 500ns for the LLC cache. AMD devices assign clusters of 32 (CDNA4) or 38 (CDNA3) compute units to a cluster (accelerated complex die, or XCD), and include 8 clusters per GPU. The hardware scheduler assigns thread blocks to XCDs in round-robin order. The grid schedule, or order of work assigned to thread blocks, impacts the cache reuse and achieved bandwidth:

$$\text{Bandwidth} = \text{LLC Bandwidth} \times \text{LLC Hit \%} + \text{L2 Bandwidth} \times \text{L2 Hit \%} \quad (1)$$

In a GEMM kernel ($D = AB + C$), each thread block computes a distinct tile of the output matrix D . When thread blocks are scheduled in naïve row-major order, cache reuse is suboptimal ($\approx 55\%$) because blocks that share the same L2 cache often load different, non-overlapping tiles of A and B . Thus, their memory accesses fail to exploit spatial locality, leading to redundant data movement. This behavior is illustrated in Fig. 5a and Tab. 4 (Row 1). To mitigate this, we use two key principles to improve cache reuse:

1. **L2 Reuse.** Thread blocks mapped to the same XCD (and thus sharing an L2 cache) should cover a rectangular region of the output matrix—an “L2 tile.” This layout ensures that consecutive blocks reuse both the same rows of A and the same columns of B . However, optimizing purely for L2 locality can cause each XCD to fetch disjoint portions of A and B , leading to redundant loads at the next cache level.
2. **LLC Reuse.** To further improve reuse at the last-level cache (LLC), we must coordinate accesses across XCDs. Ideally, the combined access footprint of all XCDs—the “LLC tile”—should overlap in both A and

Algorithm 1 XCD swizzle for cache reuse on GEMMs

Input: grid block indices $(b.x, b.y, b.z)$; grid dimensions $(g.x, g.y, g.z)$; number of XCDs n_{XCD} ; problem sizes M, N with tile sizes $\text{BLOCK}_M, \text{BLOCK}_N$; window height W , chunk size C

Output: remapped block indices $(b.x', b.y', b.z)$

```

1:  $\text{blocks} \leftarrow g.x \times g.y$  ▷ blocks per batch (a single  $b.z$  slice)
2:  $xy \leftarrow b.x + g.x \times b.y$  ▷ flatten  $(b.x, b.y)$  within the batch
3:  $\text{blocks\_per\_cycle} \leftarrow n_{\text{XCD}} \times C$ 
4:  $\text{limit} \leftarrow \left\lfloor \frac{\text{blocks}}{\text{blocks\_per\_cycle}} \right\rfloor \times \text{blocks\_per\_cycle}$  ▷ largest full  $(n_{\text{XCD}} \times C)$ -aligned prefix
5: if  $xy > \text{limit}$  then
6:    $xy \leftarrow xy$  ▷ tail region: leave order unchanged
7: else
8:    $\text{xcd} \leftarrow xy \bmod n_{\text{XCD}}$  ▷ which XCD this block belongs to (round-robin)
9:    $\text{local} \leftarrow \left\lfloor \frac{xy}{n_{\text{XCD}}} \right\rfloor$  ▷ local index after de-interleaving by XCD
10:   $\text{chunk\_idx} \leftarrow \left\lfloor \frac{\text{local}}{C} \right\rfloor$ 
11:   $\text{pos} \leftarrow \text{local} \bmod C$ 
12:   $xy \leftarrow \text{chunk\_idx} \times \text{blocks\_per\_cycle} + \text{xcd} \times C + \text{pos}$ 
13:  $\text{num\_rows} \leftarrow \frac{M}{\text{BLOCK}_M}$  ▷ tile rows along  $M$ 
14:  $\text{num\_cols} \leftarrow \frac{N}{\text{BLOCK}_N}$  ▷ tile cols along  $N$ 
15:  $\text{tid\_per\_group} \leftarrow W \times \text{num\_cols}$  ▷ one window (height  $W$ ) across all columns
16:  $\text{group\_id} \leftarrow \frac{xy}{\text{tid\_per\_group}}$  ▷ which window of rows
17:  $\text{first\_row} \leftarrow \text{group\_id} \times W$ 
18:  $\text{win\_h} \leftarrow \min(\text{num\_rows} - \text{first\_row}, W)$  ▷ tail-safe window height
19:  $\ell \leftarrow xy \bmod \text{tid\_per\_group}$  ▷ local index within the window
20:  $\text{row} \leftarrow \text{first\_row} + (\ell \bmod \text{win\_h})$  ▷ fast index: go down within the column
21:  $\text{col} \leftarrow \frac{\ell}{\text{win\_h}}$  ▷ slow index: move to next column after  $\text{win\_h}$  rows
22: return  $(\text{row}, \text{col}, b.z)$  ▷ logical tile coordinates (+ batch)

```

B. In other words, multiple XCDs should work on nearby or identical regions of the input matrices, so that shared data remains resident in the LLC.

By jointly optimizing these two principles, we can raise both L2 and LLC hit rates, leading to higher effective bandwidth (Figure 5c, Table 4, Row 3). For instance, Table 4 shows that an L2/LLC-aware schedule achieves up to 15% higher performance than the default grid order. The benefit is particularly pronounced when the output matrix width (in tiles) is coprime with the number of XCDs—for example, 57 tiles across 8 XCDs on an AMD MI355X—since the default schedule causes worst case reuse patterns (Tab. 4).

HipKittens chiplet swizzling algorithm. To make cache-aware scheduling accessible to developers, HIPKITTENS provides a simple and tunable strategy for maximizing cache reuse across a wide range of GEMM problem sizes. Algorithm 1 implements this strategy in two steps:

1. **XCD grouping.** Flatten the 2D-grid into a linear sequence and remap block ID’s such that chunks of C consecutive IDs are resident on the same XCD. This reduces cross-chiplet traffic.
2. **Hierarchical windowed traversal.** Instead of processing the grid row by row, we process it in vertical windows of height W . This has the effect of “folding” the input block ID space into rectangular tiles, optimizing L2 cache reuse.

The two parameters, W and C , control the trade-off between L2 and LLC reuse. Since L2 bandwidth is roughly $3\times$ higher than LLC bandwidth, W should be chosen to maximize L2 hit rate. On AMD MI355X, each XCD contains 32 CUs, and empirical results show that L2 tiles of shape 8×4 or 4×8 achieve the best hardware utilization. Tuning the chunk size C further improves LLC efficiency by coordinating access patterns across XCDs so that they operate on similar rows of the input matrix.




Figure 6: **GEMM**. We compare HK BF16 and FP8 GEMMs to the strongest available baselines.




Figure 7: **Attention forwards**. We compare HIPKITTENS GQA and MHA (Figure 16) to the strongest available baselines. We use batch 16, query heads 64, key value heads 8, head dim 64 and 128.

4 Experiments

In this section, we validate that HK enables peak performance kernels, using simple and reusable tile-based primitives, across a breadth of AI operations.

Baselines. We compare to the best performing baseline kernels across PyTorch (compiled and SDPA), AITER [3], Composable Kernel [4], ROCm Library Triton [8], and HipBLASLT [8]. We evaluate on both MI325 CDNA3 and MI355 CDNA4. We benchmark HK kernels in Python scripts using Python bindings (except FP8 where AMD PyTorch support remains experimental). For each kernel, we use 500 warmup runs and report the average TFLOPs/s performance over 100 runs over randomly generated input tensors from the standard normal distribution. All kernels are benchmarked in AMD’s recently released beta Docker using ROCm 7.0 ([rocm/7.0-preview:rocm7.0-preview_pytorch_training_mi35x_beta](https://github.com/ROCm/rocm7.0-preview:rocm7.0-preview_pytorch_training_mi35x_beta)).

HK provides a comprehensive suite of peak-performance AMD AI kernels, written using reusable tile-based abstractions. We also include code listings in Appendix E and additional results in Appendix C:

1. **BF16 and FP8 GEMM.** HK competes with the AMD baseline kernels that are written in assembly




Figure 8: **Attention backwards.** We compare HIPKITTENS GQA and MHA (Figure 15) to the strongest available baselines. We use batch 16, query heads 64, key value heads 8, and head dim 128.




Figure 9: **Memory bound.** We compare HIPKITTENS fused dropout-residual-layernorm and rotary kernels to the strongest available baselines at batch 16, heads 16, and head dim 128.

(AITER, HipBLASLT/PyTorch). HK outperforms the Triton compiler by $1.3 - 3.0\times$. Further, we obtain these results using a single 8-wave kernel schedule that generalizes across the evaluated problem shapes.

2. **Attention forwards.** We evaluate multi-head attention (MHA) and group-query attention (GQA) kernels in causal and non-causal settings, and for head dimensions 64 and 128. HK outperforms all available AMD baselines on average, including the AITER kernels, which are written in hand-optimized raw assembly by AMD engineers. HK is $1.0 - 2.1\times$ faster than AITER, $1.3 - 4.5\times$ faster than PyTorch (SDPA), $1.0 - 1.4\times$ CK, and $1.2 - 4.5\times$ Triton kernels in Figure 7.

HK’s attention forward kernel uses an 8-WAVE PING-PONG. Within compute clusters, each wavefront interleaves online-softmax vector ops (max/subtract/exp2/accumulate) with MFMA instructions. Despite substantial scheduling and hardware differences between MI355X and NVIDIA B200, the kernel is competitive with FlashAttention-3 under comparable settings [31].

3. **Attention backwards.** Our GQA causal and non-causal backwards attention kernels outperform the baselines by $1.8 - 2.5\times$ across settings (Fig. 8). Our MHA kernels compete with the strongest available baselines, which are written in assembly (Fig. 15).

Attention backwards is a notoriously register heavy workload. Our efficient HK kernel uses multiple MFMA instruction shapes ($16 \times 16 \times 32$ and $32 \times 32 \times 16$), different shared memory access patterns (e.g., both row and column layout loads to registers from the same shared tile), and explicit register pinning.

4. **Memory bound results.** We consider a fused dropout-residual-layernorm kernel (from prenorm Transformer architectures) and a rotary positional encoding kernel in Figure 9. HK outperforms both AITER and PyTorch compiled kernels by $1.1 - 2.2\times$ across settings.

The inconsistent performance of AMD libraries and the difficulty of scaling assembly-engineered kernels (e.g., reinforced by head dim. 64 attention and GQA non-causal backwards) reflects the value of having a simple set of kernel programming abstractions to accelerate AMD kernel development. Finally, to validate

kernel stability, we use our kernels to pretrain Llama 1B [2] and BERT 110M [12] on the Slim Pajama corpus, matching the perplexity of models trained using PyTorch and AITER after 10B tokens of training.

5 Discussion and conclusion

Ideally, AI systems can leverage the full diversity of modern hardware. AMD CDNA4 GPUs offer state-of-the-art compute and memory bandwidth, but the “CUDA moat” limits adoption. While prior systems such as Triton aim for multi-silicon portability, our study shows that these compilers (and sometimes even C++ compilers) often fail to enable peak AMD performance.

This work provides the first systematic analysis of the principles that enable high-performance AMD AI kernels and introduces HIPKITTENS, a minimal set of C++ embedded programming primitives that capture those principles. Though the abstractions and front-end *interface*—tiles and PyTorch-inspired bulk operations over tiles—remains the same across NVIDIA and AMD, the instantiation of those abstractions—in terms of schedules, memory movement, and cache optimizations—differ due to fundamental hardware differences. We evaluate the ideas presented in HK by implementing a suite of representative AI workloads and find that we can achieve peak performance across them. By codifying the principles for AMD kernels into composable, open abstractions, these findings move the community closer to the long-standing vision of a universal software stack that performs well across diverse hardware platforms.

6 Acknowledgements

We thank the Hazy Research Lab and Stanford AI Lab for providing feedback on this work. We gratefully acknowledge the support of NIH under No. U54EB020405 (Mobilize), NSF under Nos. CCF2247015 (Hardware-Aware), CCF1763315 (Beyond Sparsity), CCF1563078 (Volume to Velocity), and 1937301 (RTML); US DEVCOM ARL under Nos. W911NF-23-2-0184 (Long-context) and W911NF-21-2-0251 (Interactive Human-AI Teaming); ONR under Nos. N000142312633 (Deep Signal Processing); Stanford HAI under No. 247183; NXP, Xilinx, LETI-CEA, Intel, IBM, Microsoft, NEC, Toshiba, TSMC, ARM, Hitachi, BASF, Accenture, Ericsson, Qualcomm, Analog Devices, Google Cloud, Salesforce, Total, the HAI-GCP Cloud Credits for Research program, the Stanford Data Science Initiative (SDSI), and members of the Stanford DAWN project: Meta, Google, and VMware. The U.S. Government is authorized to reproduce and distribute reprints for Governmental purposes notwithstanding any copyright notation thereon. Any opinions, findings, and conclusions or recommendations expressed in this material are those of the authors and do not necessarily reflect the views, policies, or endorsements, either expressed or implied, of NIH, ONR, or the U.S. Government.

7 Contributions

WH, DW, and SA designed and implemented HIPKITTENS, kernels, micro experiments, and baselines. SS designed the cache reuse strategy. WH and SA wrote the manuscript. SW, DF, RS, MO, CR advised and SA supervised the project.

References

- [1] Helion, 2025. URL <https://github.com/pytorch/helion>.
- [2] AI@Meta. Llama 3 model card. 2024. URL https://github.com/meta-llama/llama3/blob/main/MODEL_CARD.md.
- [3] AMD. AITER, 2025. URL <https://github.com/ROCm/aiter>.
- [4] AMD. Composable Kernel, 2025. URL https://github.com/ROCm/composable_kernel.
- [5] AMD. Rocrm hardware features, 2025. URL https://rocm.docs.amd.com/projects/HIP/en/docs-develop/reference/hardware_features.html.

- [6] AMD. AMD Matrix Instruction Calculator, 2025. URL https://github.com/ROCm/amd_matrix_instruction_calculator.
- [7] AMD. AMD Instinct™ MI355X GPUs, 2025. URL <https://www.amd.com/en/products/accelerators/instinct/mi350/mi355x.html>.
- [8] AMD. Rocm libraries, 2025. URL <https://github.com/ROCm/rocm-libraries>.
- [9] Carlo Baronio, Pietro Marsella, Ben Pan, Simon Guo, and Silas Alberti. Kevin: Multi-turn rl for generating cuda kernels, 2025. URL <https://arxiv.org/abs/2507.11948>.
- [10] Ganesh Bikshandi and Jay Shah. Developing cuda kernels for accelerated matrix multiplication on nvidia hopper architecture using the cutlass library, 2023. URL <https://research.colfax-intl.com/wp-content/uploads/2023/12/colfax-gemm-kernels-hopper.pdf>.
- [11] Tianqi Chen, Thierry Moreau, Ziheng Jiang, Lianmin Zheng, Eddie Yan, Haichen Shen, Meghan Cowan, Leyuan Wang, Yuwei Hu, Luis Ceze, et al. {TVM}: An automated {End-to-End} optimizing compiler for deep learning. In *13th USENIX Symposium on Operating Systems Design and Implementation (OSDI 18)*, pp. 578–594, 2018.
- [12] Jacob Devlin, Ming-Wei Chang, Kenton Lee, and Kristina Toutanova. Bert: Pre-training of deep bidirectional transformers for language understanding. In *Proceedings of NAACL-HLT 2019*, 2019.
- [13] NVIDIA Developer Forum. How to understand the bank conflict of shared memory, 2023. URL <https://forums.developer.nvidia.com/t/how-to-understand-the-bank-conflict-of-shared-mem/260900>.
- [14] Charles R. Harris, K. Jarrod Millman, Stéfan J. van der Walt, Ralf Gommers, Pauli Virtanen, David Cournapeau, Eric Wieser, Julian Taylor, Sebastian Berg, Nathaniel J. Smith, Robert Kern, Matti Picus, Stephan Hoyer, Marten H. van Kerkwijk, Matthew Brett, Allan Haldane, Jaime Fernández del Río, Mark Wiebe, Pearu Peterson, Pierre Gérard-Marchant, Kevin Sheppard, Tyler Reddy, Warren Weckesser, Hameer Abbasi, Christoph Gohlke, and Travis E. Oliphant. Array programming with NumPy. *Nature*, September 2020.
- [15] Young Jin Kim, Rawn Henry, Raffy Fahim, and Hany Hassan Awadalla. Who says elephants can’t run: Bringing large scale moe models into cloud scale production. *Proceedings of the Third Workshop on Simple and Efficient Natural Language Processing (SustaiNLP)*, 2022.
- [16] Alex Krizhevsky, Ilya Sutskever, and Geoffrey E. Hinton. Imagenet classification with deep convolutional neural networks. *Advances in Neural Information Processing Systems 25 (NIPS 2012)*, 2012.
- [17] Robert Tjarko Lange, Qi Sun, Aaditya Prasad, Maxence Faldor, Yujin Tang, and David Ha. Towards robust agentic cuda kernel benchmarking, verification, and optimization, 2025. URL <https://arxiv.org/abs/2509.14279>.
- [18] Chris Lattner and Vikram Adve. Llvm: A compilation framework for lifelong program analysis & transformation, 2004.
- [19] Chris Lattner, Mehdi Amini, Uday Bondhugula, Albert Cohen, Andy Davis, Jacques Pienaar, River Riddle, Tatiana Shpeisman, Nicolas Vasilache, and Oleksandr Zinenko. Mlir: A compiler infrastructure for the end of moore’s law, 2020. URL <https://arxiv.org/abs/2002.11054>.
- [20] LLVM Compiler Infrastructure. User Guide for AMDGPU Backend, 2025. URL <https://llvm.org/docs/AMDGPUUsage.html>.
- [21] NVIDIA. Cuda templates for linear algebra subroutines, 2017. URL <https://github.com/NVIDIA/cutlass>.
- [22] NVIDIA. NVIDIA CuTe, 2024. URL https://github.com/NVIDIA/cutlass/blob/main/media/docs/cute/00_quickstart.md.

- [23] NVIDIA. Nvidia blackwell architecture technical brief. <https://resources.nvidia.com/en-us-blackwell-architecture>, 2025.
- [24] NVIDIA. nvidia-cutlass-dsl, 2025. URL <https://pypi.org/project/nvidia-cutlass-dsl/>.
- [25] OpenAI. AMD and OpenAI announce strategic partnership to deploy 6 gigawatts of AMD GPUs, 2025. URL <https://openai.com/index/openai-amd-strategic-partnership/>.
- [26] OpenAI, :, Sandhini Agarwal, Lama Ahmad, Jason Ai, Sam Altman, Andy Applebaum, Edwin Arbus, Rahul K. Arora, Yu Bai, Bowen Baker, Haiming Bao, Boaz Barak, Ally Bennett, Tyler Bertao, Nivedita Brett, Eugene Brevdo, Greg Brockman, Sebastien Bubeck, Che Chang, Kai Chen, Mark Chen, Enoch Cheung, Aidan Clark, Dan Cook, Marat Dukhan, Casey Dvorak, Kevin Fives, Vlad Fomenko, Timur Garipov, Kristian Georgiev, Mia Glaese, Tarun Gogineni, Adam Goucher, Lukas Gross, Katia Gil Guzman, John Hallman, Jackie Hehir, Johannes Heidecke, Alec Helyar, Haitang Hu, Romain Huet, Jacob Huh, Saachi Jain, Zach Johnson, Chris Koch, Irina Kofman, Dominik Kundel, Jason Kwon, Volodymyr Kyrylov, Elaine Ya Le, Guillaume Leclerc, James Park Lennon, Scott Lessans, Mario Lezcano-Casado, Yuanzhi Li, Zhuohan Li, Ji Lin, Jordan Liss, Lily, Liu, Jiancheng Liu, Kevin Lu, Chris Lu, Zoran Martinovic, Lindsay McCallum, Josh McGrath, Scott McKinney, Aidan McLaughlin, Song Mei, Steve Mostovoy, Tong Mu, Gideon Myles, Alexander Neitz, Alex Nichol, Jakub Pachocki, Alex Paino, Dana Palmie, Ashley Pantuliano, Giambattista Parascandolo, Jongsoo Park, Leher Pathak, Carolina Paz, Ludovic Peran, Dmitry Pimenov, Michelle Pokrass, Elizabeth Proehl, Huida Qiu, Gaby Raila, Filippo Raso, Hongyu Ren, Kimmy Richardson, David Robinson, Bob Rotsted, Hadi Salman, Suvansh Sanjeev, Max Schwarzer, D. Sculley, Harshit Sikchi, Kendal Simon, Karan Singhal, Yang Song, Dane Stuckey, Zhiqing Sun, Philippe Tillet, Sam Toizer, Foivos Tsimpourlas, Nikhil Vyas, Eric Wallace, Xin Wang, Miles Wang, Olivia Watkins, Kevin Weil, Amy Wendling, Kevin Whinnery, Cedric Whitney, Hannah Wong, Lin Yang, Yu Yang, Michihiro Yasunaga, Kristen Ying, Wojciech Zaremba, Wenting Zhan, Cyril Zhang, Brian Zhang, Eddie Zhang, and Shengjia Zhao. gpt-oss-120b & gpt-oss-20b model card, 2025. URL <https://arxiv.org/abs/2508.10925>.
- [27] Anne Ouyang, Simon Guo, Simran Arora, Alex L. Zhang, William Hu, Christopher Ré, and Azalia Mirhoseini. Kernelbench: Can llms write efficient gpu kernels? In *International Conference on Machine Learning (ICML)*, 2025. doi: 10.48550/arXiv.2502.10517. URL <https://arxiv.org/abs/2502.10517>.
- [28] Adam Paszke, Sam Gross, Francisco Massa, Adam Lerer, James Bradbury, Gregory Chanan, Trevor Killeen, Zeming Lin, Natalia Gimelshein, Luca Antiga, Alban Desmaison, Andreas Köpf, Edward Yang, Zach DeVito, Martin Raison, Alykhan Tejani, Sasank Chilamkurthy, Benoit Steiner, Lu Fang, Junjie Bai, and Soumith Chintala. Pytorch: An imperative style, high-performance deep learning library, 2019. URL <https://arxiv.org/abs/1912.01703>.
- [29] Sara Hooker. The Hardware Lottery. *Communications of the ACM*, 2021.
- [30] SemiAnalysis. MI300X vs H100 vs H200 Benchmark Part 1: Training – CUDA Moat Still Alive, 2024. URL <https://semianalysis.com/2024/12/22/mi300x-vs-h100-vs-h200-benchmark-part-1-training/>.
- [31] Jay Shah, Ganesh Bikshandi, Ying Zhang, Vijay Thakkar, Pradeep Ramani, and Tri Dao. Flashattention-3: Fast and accurate attention with asynchrony and low-precision, 2024. URL <https://arxiv.org/abs/2407.08608>.
- [32] Benjamin Spector, Jordan Juravsky, Stuart Sul, Owen Dugan, Dylan Lim, Dan Fu, Simran Arora, and Christopher Ré. Look ma, no bubbles! designing a low-latency megakernel for llama-1b, 2025. URL <https://hazyresearch.stanford.edu/blog/2025-05-27-no-bubbles>.
- [33] Benjamin F. Spector, Simran Arora, Aaryan Singhal, Daniel Y. Fu, and Christopher Ré. Thunderkittens: Simple, fast, and adorable ai kernels. *International Conference on Learning Representations (ICLR)*, 2024.

- [34] Philippe Tillet, H. T. Kung, and David Cox. Triton: an intermediate language and compiler for tiled neural network computations. In *Proceedings of the 3rd ACM SIGPLAN International Workshop on Machine Learning and Programming Languages*, 2019.
- [35] Triton. Gluon?, 2025. URL <https://github.com/triton-lang/triton/issues/7392>.
- [36] Lei Wang, Yu Cheng, Yining Shi, Zhengju Tang, Zhiwen Mo, Wenhao Xie, Lingxiao Ma, Yuqing Xia, Jilong Xue, Fan Yang, and Zhi Yang. Tilelang: A composable tiled programming model for ai systems, 2025. URL <https://arxiv.org/abs/2504.17577>.
- [37] Shulai Zhang, Ningxin Zheng, Haibin Lin, Ziheng Jiang, Wenlei Bao, Chengquan Jiang, Qi Hou, Weihao Cui, Size Zheng, Li-Wen Chang, Quan Chen, and Xin Liu. Comet: Fine-grained Computation-communication Overlapping for Mixture-of-Experts. *Proceedings of the 8th MLSys Conference (MLSys)*, March 2025.
- [38] Keren Zhou, Mario Lezcano, Adam Goucher, Akhmed Rakhmati, Jeff Niu, Justin Lebar, Pawel Szczerbuk, Peter Bell, Phil Tillet, Thomas Raoux, and Zahi Moudallal. Linear layouts: Robust code generation of efficient tensor computation using $\mathbb{F}_2$. *Proceedings of the 31st ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume (ASPLOS '26)*, 2025.

Concept	NVIDIA Term	AMD Term
EXECUTION UNIT	WARP (32 THREADS)	WAVE (64 THREADS)
THREAD BLOCK	THREAD BLOCK (CTA)	WORKGROUP
PROCESSOR	STREAMING MULTIPROCESSOR	COMPUTE UNIT
SHARED MEMORY	SHARED MEMORY (SMEM)	LOCAL DATA SHARE (LDS)
REGISTERS	REGISTERS	ACCUMULATOR / VECTOR REGISTERS (AGPRs/VGPRs)
GLOBAL MEMORY	HBM	HBM
CACHE	L2 (GPU-WIDE)	L2 CACHE (CHIPLET-WIDE) + LLC (GPU-WIDE)
MATRIX COMPUTE	TENSOR CORE	MATRIX CORE
MATRIX INSTRUCTION	WGMMMA / WMMA / TCGEN05	MFMA
ASYNC MEMORY OPS	TMA	BUFFER LOAD TO LDS
COMPILER / TOOLCHAIN	CUDA, NVCC	HIP, HIPCC

The appendix is organized as follows:

1. Appendix [B](#) contains a discussion of extended related work.
2. Appendix [C](#) provides extended results and ablations.
3. Appendix [D](#) discusses library implementation details.
4. Appendix [E](#) provides sample kernel listings written using HK.
5. Appendix [F](#) provides a case study of FP6 kernels on AMD.

A Terminology

Although both NVIDIA and AMD GPUs follow a broadly similar SIMT (single-instruction, multiple-thread) execution model, their hardware and software stacks use distinct terminology. The table above summarizes the key correspondences.

B Extended related work

B.1 Libraries and frameworks for AI kernels

High-performance AMD kernel libraries AMD provides AITER [3], a library of high-performance kernels, but its fastest implementations are written in raw assembly. While effective, these kernels do not expose reusable abstractions and are brittle to extend across workloads. CUDA and HIP expose kernels at the level of individual threads, whereas ML workloads are built from larger reusable computational patterns that benefit from coarser abstractions. Several libraries and compilers have attempted to bridge this gap. Composable Kernel (like CUTLASS) uses deeply nested C++ templates, creating a level of complexity that makes it difficult to use and extend [4, 21].

Compilers Compiler-based systems such as TVM and Triton [1, 11, 34] target a broader ML audience with higher-level Python-like DSLs. While more familiar to researchers, these frameworks both sacrifice fine-grained control over registers and synchronization and have been slow to support new hardware features (see Section B.2). As a result, on AMD, developers often resort to inline assembly in Triton kernels to recover performance [15]. Even on NVIDIA, where there has been relatively more investment into the compiler systems, C++-based DSLs provide up to 10× performance improvements [33].

There are also more recent compilers:

1. **TileLang and Mojo** can compile to AMD via LLVM IR, but they lack abstractions for AMD’s architectural constraints (e.g., flexible tile sizing under register pressure, thread block scheduling, cache-aware grid ordering). Their evaluations on AMD are limited: TileLang reports a single attention kernel at 257 TFLOPs on AMD MI300X GPU. TileLang also depends on backend calls to CUTLASS/CK, while Mojo relies on compiler hints rather than reusable abstractions. Mojo’s attention kernel for the MI300X also shows bank conflicts. Neither framework systematically supports AMD thus far.
2. **Linear Layouts** formalizes MMA/WGMMA/MFMA layouts as linear maps and implements automatic, optimized conversions between them in Triton’s backend (via warp shuffles and swizzled shared memory), with measured speedups. However, it does not define abstractions for thread-block or grid-level scheduling, and its evaluations do not demonstrate kernels that mix tensor core shapes or discuss the different phase orderings of memory instructions (as in Section 3.2).

Programming frameworks for peak performance Recently, a wave of DSLs has proposed C++ embedded tile-based primitives for AI kernels including THUNDERKITTENS (TK) [33] and successors (TileLang [36], CuTe [22], Linear Layouts [38]). These approaches demonstrate that small, opinionated sets of abstractions can yield both simplicity and high performance. However, none provides a comprehensive set of AMD kernel abstractions: THUNDERKITTENS and CuTe support and validate only on NVIDIA hardware, with kernel templates such as producer-consumer scheduling tied to NVIDIA-specific features. In contrast, our work identifies a minimal and principled set of abstractions that suffice for performant AMD kernels across warp, block, and grid levels. We demonstrate their sufficiency by implementing end-to-end kernels across diverse workloads, including attention backward, which requires mixing tensor core shapes.

B.2 AMD software ecosystem is brittle

Many AMD libraries are forks of NVIDIA libraries. Given the hardware differences, this risks sub-optimal performance. We also find that despite the investment into AMD software, the current ecosystem is brittle, motivating HK:

- **PyTorch kernels:** The built-in scaled dot product attention (SDPA) backend achieves just 259 TFLOPS on AMD MI355X GPUs for Llama GQA backwards (as of October 2025 on ROCm 7.0.0). Attention is a workhorse operation in modern AI workloads, and this performance gap highlights limited backend maturity.
- **Assembly kernels:** AITER [3] includes high-performance kernels, but its fastest implementations are written directly in raw assembly. This approach is difficult to scale across the breadth of AI workloads; we can see the lack of full-fledged kernel support for GQA backwards on the AMD MI355X where AITER achieves just 272/384 TFLOPS at a sequence length of 8192 for causal and non-causal respectively.

- **Triton kernels:** The Triton compiler on AMD struggles with register lifetime tracking and lowering memory accesses to the most performant intrinsics. For example, it may fail to reclaim registers (code snippet) or lower vectorized loads (code snippet). Torch-compiled kernels can deliver competitive performance on memory-bound workloads (Figure 9), but the optimizations are black-box and may miss optimal intrinsics. For example, a compiled LayerNorm kernel on Llama-like dimensions exhibits a 23% lower L2 hit rate than our HK kernel. The time between new CDNA/PTX features and their integration into compilers is also slow; for instance as of September 2025, buffer loads are not the default for Triton loads/stores on AMD (code snippet).

This ecosystem motivates HK, which is designed to help simplify and accelerate high performance AMD kernel development.

C Extended analysis

This section provides details on our setup and supplemental results.

Setup details. AMD provides multiple docker containers at <https://hub.docker.com/u/rocm>. We use the recent AMD provided Docker containers to benchmark kernels: [docker.io/rocm/7.0-preview:rocm7.0-preview-pytorch-training-mi35x-beta](https://hub.docker.com/u/rocm) on MI350X/MI355X and [docker.io/rocm/pytorch](https://hub.docker.com/u/rocm) on the MI300X/MI325X. A sample command to launch the container is provided below:

```
1 podman run -it \  
2   --ipc=host \  
3   --network=host \  
4   --privileged \  
5   --cap-add=CAP_SYS_ADMIN \  
6   --cap-add=SYS_PTRACE \  
7   --security-opt seccomp=unconfined \  
8   --device=/dev/kfd \  
9   --device=/dev/dri \  
10  -v $(pwd):/workdir/ \  
11  -e USE_FASTSAFETENSOR=1 \  
12  -e SAFETENSORS_FAST_GPU=1 \  
13  rocm/7.0-preview:rocm7.0-preview-pytorch-training-mi35x-beta \  
14  bash
```

Baselines. For the AITER baselines, we use Figure 10. If AITER does not automatically come with the Docker, we install from source. For the Composable Kernel baselines, we use the installation process and kernels indicated in Figure 12. For the PyTorch baselines, we use Figure 11. For the HipBLASLT baselines, we use the command from Figure 13 within the AMD provided Dockers.

```
1 // Attention  
2 import aiter  
3 out_aiter, softmax_lse = aiter.flash_attn_func(Q_aiter, K_aiter, V_aiter, causal=causal, return_lse=True,  
4   ↪ deterministic=False)  
5 out_aiter.backward(d0_aiter)  
6 // GEMM  
7 from aiter.tuned_gemm import tgemm  
8 C_aiter = tgemm.mm(A, B, None, None, None)
```

Figure 10: AITER benchmarking.

```

1 out_pt = torch.nn.functional.scaled_dot_product_attention(q_pt, k_pt, v_pt, attn_mask=None, dropout_p
  ↳ =0.0, is_causal=causal)
2 out_pt.backward(d0_bhnd)

```

Figure 11: PyTorch benchmarking.

```

1 // Build
2 [~] git clone https://github.com/rocm/composable_kernel
3 [~] cd composable_kernel
4 [~/composable_kernel] mkdir build && cd build
5 [~/composable_kernel/build] ../script/cmake-ck-dev.sh .. gfx950 -G Ninja
6 [~/composable_kernel/build] ninja tile_example_gemm_basic
7 [~/composable_kernel/build] ninja tile_example_fmha_fwd
8 [~/composable_kernel/build] ninja tile_example_fmha_bwd
9
10 // Run
11 ./bin/tile_example_gemm_basic -prec=fp8 -m=1024 -n=1024 -k=1024 -warmup=500 -repeat=100 -v=1
12 ./bin/tile_example_fmha_fwd -prec=bf16 -b=16 -h=16 -d=128 -s=1024 -mask=1 -warmup=500 -repeat=100 -kname
  ↳ =1
13 ./bin/tile_example_fmha_bwd -prec=bf16 -b=16 -h=16 -d=128 -s=1024 -mask=1 -warmup=500 -repeat=100 -kname
  ↳ =1

```

Figure 12: CK benchmarking. For each dimension of the GEMM, we report the best performance across the CK tile example streamk gemm basic, tile example gemm basic, and tile example gemm universal.

```

1 // bf16
2 hipblaslt-bench --batch_count 1 --a_type bf16_r --b_type bf16_r --c_type bf16_r --d_type bf16_r --
  ↳ rotating 512 --iters 100 --cold_iters 500 -m 1024 -n 1024 -k 1024
3
4
5 // fp8
6 hipblaslt-bench --api_method c --stride_a 0 --stride_b 0 --stride_c 0 --stride_d 0 --alpha 1.000000 --
  ↳ beta 0.000000 --transA T --transB N --batch_count 1 --scaleA 1 --scaleB 1 --a_type f8_r --b_type
  ↳ f8_r --c_type bf16_r --d_type bf16_r --scale_type f32_r --bias_type f32_r --compute_type f32_r --
  ↳ rotating 4 --iters 100 --cold_iters 500 -m 8192 -n 8192 -k 8192 --lda 8192 --ldb 8192 --ldc 8192
  ↳ --ldd 8192 --initialization norm_dist
7
8
9 // fp6. after insstalling from source
10 ./clients/hipblaslt-bench --api_method c -m 1024 -n 1024 -k 1024 --alpha 1 --beta 0 --transA T --transB N
  ↳ --batch_count 1 --scaleA 3 --scaleB 3 --a_type f6_r --b_type f6_r --c_type f16_r --d_type f16_r
  ↳ --compute_type f32_r --rotating 0 --cold_iters 500 --iters 100

```

Figure 13: HipBLASLT benchmarking.

C.1 HipKittens kernels

We include the remaining kernel plots from Section 4. We include BF16 GEMM results for the MI325X and MI350X GPUs in Figure 14. We include MHA results on the MI355X GPUs in Figure 16 for the forwards pass and Figure 15 for the backwards pass.




Figure 14: **BF16 GEMM**. We compare HIPKITTENS to the strongest available baselines on the MI325X and MI350X. For these kernels, we use dimensions $M = N = K$.




Figure 15: **Attention backwards.** MI355X results for causal and non-causal attention. We use batch size 16, heads 16, head dim 128.




Figure 16: **Attention forwards.** MI355X results for causal and non-causal attention. We use batch size 16, heads 16, head dim 128.




Figure 17: **Attention forwards.** MI355X results for causal and non-causal attention. We use batch size 16, heads 16, head dim 64.

C.2 Grid schedules.

In Section 3.4, we include Table 4 to discuss the chiplet swizzling strategy to optimize L2 and LLC reuse. In Figure 18 we provide the corresponding grid order visualization for the 14592 dimension GEMM.




Figure 18: Visualization of three different grid schedules for the output D matrix of a $M=N=K=14592$ BF16 GEMM. Color represents XCD assignment. Highlighted is the first timestep of thread blocks scheduled across the device (256 CUs). Schedule 18a assigns blocks to the grid according to block ID. Schedules 18b and 18c apply algorithm 1 with different chunk sizes and the same window size. Table 4 showcases the performance for each of these schedules. This GEMM setting is especially sensitive to these optimizations due to the default schedule resulting in worst case L2 reuse and the large memory footprint making LLC reuse even more important.

C.3 ThunderKittens performance

We benchmark TK [33] and CuBLASLT kernels on inputs drawn from $\mathcal{N}(0, 1)$ with 500 iterations of warmup and 100 iterations of measured runs, remaining consistent with our protocol on the AMD GPUs. Results are shown in Figure 19.⁸ We include this to highlight how the TK philosophy, which we extend in this work, leads to performant NVIDIA kernels.




Figure 19: **ThunderKittens performance.** We compare TK to NVIDIA CublasLT BF16 GEMM performance, finding that TK kernels offer competitive performance, despite the TK kernels being released $\approx$ 8-12 months ago.

⁸We evaluate both on NVIDIA H100 and NVIDIA B200 GPUs. We generally observe that the NVIDIA kernel performance degrades as the number of iterations increases and we note that Spector et al. [33] reports using fewer iterations.

D Library implementation details

D.1 Shared and Register Memory

Register Layouts. The layout of a register tile dictates whether threads hold elements in a row-major or column-major order.⁹ Since threads hold consecutive elements in the reduction dimension of MFMA instructions, the register layout decides whether we are reducing over rows or columns of memory. When loading data from shared memory to registers, we typically use two different types of instructions for BF16:

- **Row layouts (`ds_read_b128`):** `ds_read*` instructions take in 3 arguments: 1) vector registers to serve as the destination of the data, 2) a shared memory address, and 3) a constant offset from the shared memory address to read data. The `ds_read_b128` instruction is carried out in 4 phases where subsets of the 64 threads execute in each phase (Tab. 5). As a result, ensuring that no two threads belonging to the same phase access the same shared memory bank eliminates bank conflicts for this instruction. With 16 threads participating in each phase, each thread accessing 128 bits or 4 banks, all 64 banks should be read and we maximize shared memory throughput.
- **Column layouts (`ds_read_b64_tr_b16`):** Normally, reading data in a column-major format involves issuing multiple loads for each individual row we access. Using the `ds_read_b64_tr_b16` instruction allows us to perform these column-major loads much more efficiently by having threads access shared memory at a greater granularity. Take the 16x32 register tile for example in Figure 20).

In a 16x32 column layout register tile where each thread holds 8 contiguous elements in the reduction dimension (i.e., stride 8), thread 0 holds the first element in rows 0-7. They are shaded in the two tables too. The `ds_read_b64_tr_b16` instruction accomplishes this load by having different threads read data that is placed in another thread’s vector register lane. For example, thread 4 technically reads the first element in the second row, but instead of placing it in its own register lane, it puts it into thread 0’s register. This instruction executes in two phases where the first 32 threads read during the first phase and the remaining ones read during the second phase. If this SMEM tile only needed to support reads from column-major 16x32 register tiles, an unswizzled pattern would be sufficient to eliminating bank conflicts. However, shown in Figure 4, a swizzle is necessary to support reads from a row-major 16x32 register tile.




Figure 20: Shared memory access pattern for `ds_read_b64_tr_b16` for reading in a 16x32 column layout register tile. Each cell represents a single 16 bit values and the numbers represent threads. Different colors represent different shared memory banks (note that a bank spans two cells).

Shared Memory and Register Tile Shapes. While the previous subsection focused on loads from a 16x32 shared memory tile shape to a 16x32 register tile, different workloads could warrant other shared memory and register tile shapes mapping to different MFMA instructions. HK supports loads and stores between shared memory and register tile shapes as long as one is a multiple of the other. For example, loading from a 16x32 shared memory tile into a 32x16 register tile is not supported, but loading from a 16x16 shared memory tile into a 32x16 register tile is permitted. Each shared memory tile shape is also equipped with a default swizzling pattern that is a best-effort attempt to eliminate bank conflicts for common access patterns.

⁹https://github.com/ROCm/amd_matrix_instruction_calculator. This is a useful resource to learn more about the register tile layouts and shapes.

A single swizzle is not possible. To show why a single swizzling pattern is insufficient across different register tile shapes and layouts on AMD GPUs, consider the following two access patterns that surface in attention backwards:

1. A row-layout 16x16 bf16 tile is written to shared memory. For this tile configuration, each thread holds 4 contiguous bf16 values - 64 bits in memory - and the most optimal instruction to issue this write is `ds_write_b64`. Avoiding bank conflicts for this access requires a swizzle pattern that respects the phase ordering and bank behavior as listed in Table 5. In this case, a swizzle that abides by these constraints is `offset ^= ((offset % 512) >> 7) << 3`, where 64-bit chunks of memory is shifted around memory using an XOR swizzle.
2. A row-layout 16x32 bf16 tile is read from shared memory. For this tile, each thread holds 8 contiguous bf16 values - 128 bits in memory - and the most optimal instruction to issue this read is `ds_read_b128`.

Regardless of the swizzling pattern required for `ds_read_b128`, the granularities of these two instructions are in conflict with each other. `ds_read_b128` requires at least 128 bits of memory to be contiguous in shared memory, and the swizzle pattern for `ds_write_b64` breaks apart memory into 64-bit chunks. As a result, different swizzling patterns need to be used for each.

D.2 Phases and Banks

Since per-instruction phase and bank behavior is not well documented, we create simple solvers for both. The phase solver iterates over every pair of threads in a wave and performs the shared memory instruction on the same bank. If a shared memory bank occurs, the two threads belong to the same phase. The bank solver takes two threads belonging to the same phase, fixes one thread to access bank zero, and accesses other banks using the other thread. The number of banks between bank zero and the first bank where a bank conflict occurs represents the number of banks accessible by the shared memory instruction.

Instr.	Banks	Phase	Active threads
DS_READ_B128	64	0	0-3, 12-15, 20-27
		1	4-11, 16-19, 28-31
		2	32-35, 44-47, 52-59
		3	36-43, 48-51, 60-63
DS_READ_B96	32	0	0-3, 20-23
		1	4-7, 16-19
		2	8-11, 28-31
		3	12-15, 24-27
		4	32-35, 52-55
		5	36-39, 48-51
		6	40-43, 60-63
DS_WRITE_B64	32	7	44-47, 56-59
		0	0-15
		1	16-31
		2	32-47
DS_READ_B64	64	3	48-63
		0	0-31
		1	32-63

Table 5: **Phase-bank table.** The number of banks available to each shared memory instruction and the number of phases (and participating threads per phase) each instruction requires.

D.3 Pinned register tiles

HK lets developers control the registers assigned to different register tiles through the concept of register ranges. For example:

```
1 using Q_ranges =  
2     split_many_t<type_list<range<24, 39>>, 4>;
```

This defines a list of register ranges where each range contains exactly 4 registers. The register ranges here are `v[24:27]`, `v[28:31]`, `v[32:35]`, and `v[36:39]`. Each register range corresponds to the registers required to hold a single base tile in a register tile, and we specify a list of register ranges when defining a register tile like:

```
1 rt<bf16, 16, 128, row_1,  
2     rt_16x32_s, Q_ranges> Q_i;
```

Developers can call the same functions in HK, but now have them operate on specific registers instead. As mentioned in Section 3.2, this allowed us to pin AGPRs as the A or B matrix inputs to MFMA instructions when writing our attention backwards kernel.

D.4 Compiler hints

The LLVM compiler accepts developer-provided hints to guide instruction scheduling on AMD GPUs.¹⁰ We use some of these hints in our kernels to augment the scheduling that we apply at the HIP level. There are three sets of intrinsics that we find useful.

1. The `llvm.amdgcn.sched.barrier` intrinsic accepts a mask, which tells the compiler which types of instructions can cross the intrinsic in the compiled schedule. Masks exist for all instructions, VALU (vector ALU) instructions, SALU (scalar ALU) instructions, VMEM (global memory) instructions, MFMA (matrix) instructions, and so on, as described in the documentation. This intrinsic is used to establish hard boundaries between clusters of instructions in our clusters. For instance, see `__builtin_amdgcn_sched_barrier(0)` in our Appendix E kernel listings.
2. The `llvm.amdgcn.sched.group.barrier` intrinsic is used to establish scheduling pipelines. The developer considers a group of instructions and specifies to the compiler precisely how to order them. A call of the builtin accepts a `mask` that specifies the instruction type, `size` indicating the number of instructions of this type that calls the builtin applies to, and a `sync id` serves as an identifier.

This builtin creates a “super group” of “instruction groups”. The `sync id` identifies the super group; order is enforced between instruction groups with the same `sync id`, and instruction groups are only scheduled relative to other groups with the same `sync id`.

The `mask` is a bitmask. Here are some frequently used ones:

```
1 #define MFMA_MASK 0x08  
2 #define VMEM_MASK 0x20  
3 #define DS_MASK 0x100
```

Each call of this intrinsic looks backward and finds the most recent of the corresponding type of instruction which are not already part of a group created by a previous `__builtin_amdgcn_sched_group_barrier`

For example:

```
1 __builtin_amdgcn_sched_group_barrier(VMEM_MASK, 4, 0);  
2 __builtin_amdgcn_sched_group_barrier(MFMA_MASK, 4, 0);  
3 __builtin_amdgcn_sched_group_barrier(DS_MASK, 8, 0);  
4 __builtin_amdgcn_sched_group_barrier(MFMA_MASK, 4, 0);
```

¹⁰<https://llvm.org/docs/AMDGPUUsage.html>

This finds the last 4 global memory (VMEM) loads and schedules those first, then finds the last 4 matrix (MFMA) instructions and schedules those after the global memory loads, then finds the last 8 shared to register (DS READ) loads and schedules those after the 4 MFMA, then finds the previous 4 MFMA before the last 4 and schedules those last.

3. The `__builtin_amdgcn_s_setprio` intrinsic lets us specify the priority (0-3) for a wave relative to other waves that are competing for hardware resources. We use this around compute clusters in the 8-WAVE ping-pong schedule as shown in our GEMM and attention forwards kernels.

The limitation of using these hints for scheduling is that any code wrapped in `asm volatile` is black-box to the compiler, and for some instructions (e.g., `v_cvt_pk_bf16_f32` to convert from BF16 to FP32), LLVM builtins are missing.

It is worth noting that the current Modular AI GEMM kernels (as of October 2025) rely on compiler hints (`sched_group_barrier`). This approach could work since Modular is replacing the compiler as well; however, it requires the developer to think about every single instruction issue rather than providing the option to think about bulk tile primitives. Our opinion is that using scheduling hints at the cluster scope and tile primitives to form the top level kernel schedule (as in our attention forwards kernel) may help simplify programmability and maintain performance.

D.5 Synchronization

Loads Similar to asynchronous tensor memory acceleration (TMA), AMD CDNA3 and CDNA4 GPUs have direct global memory to LDS (shared memory) load instructions called `buffer_load_dword`. These instructions can load one `dword` (4 bytes, one bank), three `dwordx3` (12 bytes), or four `dwordx4` (16 bytes). The instructions skip the register file and accept constant offsets that also help mitigate address calculation overheads. Once the load is issued, the instruction `vmcnt(x)` specifies to wait until only `x` global memory load instructions remain in flight, and `vmcnt(0)` indicates to wait on all outstanding loads. Ideally, we can separate the distance between load issues and these waits (as shown in our GEMM and attention kernels (Sec. E)).

Similarly, there are asynchronous shared to register memory loads called `ds_read_b32` (or `b64` for 8 bytes, `b96` for 12 bytes, `b128` for 16 bytes). The instruction `lgmgetc(x)` specifies to wait until `x` shared to register instructions remain in flight, and `lgmgetc(0)` indicates to wait on all outstanding shared to register loads.

Execution An `__builtin_amdgcn_s_barrier()` functionally matches `syncthreads`. Note that AMD has a SIMD model and NVIDIA follows SIMT, so we do not need to sync the threads within the warp on AMD. As a result, there is no equivalent of `syncwarp` on AMD.

E HipKittens kernel listings

This section demonstrates HIPKITTENS kernel examples and discusses the algorithmic details of our kernel implementations.

E.1 Matrix Multiply

The BF16 GEMM kernel (Section E.3) decomposes the problem into computing a 256×256 output tile per thread block (denoted by `BLOCK_SIZE`). In the prologue, the kernel pre-loads the A and B input matrices from global to shared memory. The kernel inserts a conditional barrier to stall half the waves (one wave per SIMD) while the other half begins performing additional loads. When this leader wavegroup finishes its additional loads, it unblocks the follower wavegroup through the `s_barrier` invocation. Thereafter, the two wavegroups alternate between the compute and memory clusters shown in the hotloop, where the end of a cluster is always demarked by an `s_barrier`. This represents the 8-WAVE PING PONG kernel schedule introduced in Section 3.3.

For the MI325X version of the kernel, we maintain the same 8-WAVE structure, however the hardware only has 65 KB of shared memory so we cannot double buffer in shared memory. Instead, we double buffer using the register file. We do not use the direct HBM to LDS buffer loads, and instead load from HBM to a register buffer, while the waves compute MFMA's on the previously stored register tiles. When the compute completes, the data from the register buffers gets stored down to shared memory using a `ds_write`.

```

1  constexpr int BLOCK_SIZE      = 256;
2  constexpr int HALF_BLOCK_SIZE = BLOCK_SIZE / 2;
3  constexpr int K_STEP          = 64;
4  constexpr int WARPS_M         = 2;
5  constexpr int WARPS_N         = 4;
6  constexpr int REG_BLOCK_M     = BLOCK_SIZE / WARPS_M;
7  constexpr int REG_BLOCK_N     = BLOCK_SIZE / WARPS_N;
8  constexpr int HALF_REG_BLOCK_M = REG_BLOCK_M / 2;
9  constexpr int HALF_REG_BLOCK_N = REG_BLOCK_N / 2;
10 constexpr int DOT_SLICE       = 32;
11
12 __global__ void GEMM_BF16(const micro_globals g) {
13     // setup
14     extern __shared__ alignment_dummy __shm[];
15     shared_allocator al((int*)&__shm[0]);
16     using ST_A = st_bf<HALF_BLOCK_SIZE, K_STEP, st_16x32_s>;
17     using ST_B = st_bf<HALF_BLOCK_SIZE, K_STEP, st_16x32_s>;
18     ST_A (&As)[2][2] = al.allocate<ST_A, 2, 2>();
19     ST_B (&Bs)[2][2] = al.allocate<ST_B, 2, 2>();
20
21     rt_bf<HALF_REG_BLOCK_M, K_STEP, row_1, rt_16x32_s> A_tile;
22     rt_bf<HALF_REG_BLOCK_N, K_STEP, row_1, rt_16x32_s> B_tile_0;
23     rt_bf<HALF_REG_BLOCK_N, K_STEP, row_1, rt_16x32_s> B_tile_1;
24     rt_fl<HALF_REG_BLOCK_M, HALF_REG_BLOCK_N, col_1, rt_16x16_s> C_accum[2][2];
25     zero(C_accum[0][0]);
26     zero(C_accum[0][1]);
27     zero(C_accum[1][0]);
28     zero(C_accum[1][1]);
29
30     // L2 and LLC Cache swizzling
31     int wgid = (blockIdx.y * gridDim.x) + blockIdx.x;
32     const int NUM_WGS = gridDim.x * gridDim.y;
33     const int WGM = 8;
34     // Swizzle chiplet so that wgids are in the same XCD.
35     wgid = chiplet_transform_chunked(wgid, NUM_WGS, NUM_XCDS, WGM*WGM);
36     // Swizzle for better L2 within the same XCD.
37     const int num_pid_m = ceil_div(M, BLOCK_SIZE);
38     const int num_pid_n = ceil_div(N, BLOCK_SIZE);
39     const int num_wgid_in_group = WGM * num_pid_n;
40     int group_id = wgid / num_wgid_in_group;
41     int first_pid_m = group_id * WGM;
42     int group_size_m = min(num_pid_m - first_pid_m, WGM);
43     int pid_m = first_pid_m + ((wgid % num_wgid_in_group) % group_size_m);
44     int pid_n = (wgid % num_wgid_in_group) / group_size_m;
45     // Assign the tile's row/column based on the pid_m and pid_n.
46     int row = pid_m;
47     int col = pid_n;
48
49     const int warp_id = kittens::warpid();
50     const int warp_row = warp_id / 4;
51     const int warp_col = warp_id % 4;
52     const int num_tiles = K / K_STEP;
53
54     int tic = 0;
55     int toc = 1;
56
57     // preload
58     G::load(Bs[tic][0], g.b, {0, 0, col*2, 0});
59     G::load(As[tic][0], g.a, {0, 0, row*2, 0});
60     G::load(Bs[tic][1], g.b, {0, 0, col*2 + 1, 0});
61     G::load(As[tic][1], g.a, {0, 0, row*2 + 1, 0});
62
63     // conditional stagger
64     if (warp_row == 1) {
65         __builtin_amdgcn_s_barrier();
66     }
67
68     asm volatile("s_waitcnt vmcnt(4)");
69     __builtin_amdgcn_s_barrier();
70
71     // preload
72     G::load(Bs[toc][0], g.b, {0, 0, col*2, 1});
73     G::load(As[toc][0], g.a, {0, 0, row*2, 1});
74     G::load(Bs[toc][1], g.b, {0, 0, col*2 + 1, 1});
75
76     asm volatile("s_waitcnt vmcnt(6)");
77     __builtin_amdgcn_s_barrier();

```

Figure 21: HK BF16 GEMM, which is competitive with AITER on CDNA4.

```

1  #pragma unroll
2  for (int tile = 0; tile < num_tiles - 2; ++tile, tic ^= 1, toc ^= 1) {
3
4      auto st_subtile_b = subtile_inplace<HALF_REG_BLOCK_N, K_STEP>(Bs[tic][0], {warp_col, 0});
5      load(B_tile_0, st_subtile_b);
6      auto st_subtile_a = subtile_inplace<HALF_REG_BLOCK_M, K_STEP>(As[tic][0], {warp_row, 0});
7      load(A_tile, st_subtile_a);
8      G::load(As[toc][1], g.a, {0, 0, row*2 + 1, tile + 1});
9      asm volatile("s_waitcnt lgkmcnt(8)");
10     __builtin_amdgcn_s_barrier();
11
12     asm volatile("s_waitcnt lgkmcnt(0)");
13     __builtin_amdgcn_s_setprio(1);
14     mma_ABt(C_accum[0][0], A_tile, B_tile_0, C_accum[0][0]);
15     __builtin_amdgcn_s_setprio(0);
16     __builtin_amdgcn_s_barrier();
17     __builtin_amdgcn_sched_barrier(0);
18
19     st_subtile_b = subtile_inplace<HALF_REG_BLOCK_N, K_STEP>(Bs[tic][1], {warp_col, 0});
20     load(B_tile_1, st_subtile_b);
21     G::load(Bs[tic][0], g.b, {0, 0, col*2, tile + 2});
22     __builtin_amdgcn_s_barrier();
23
24     asm volatile("s_waitcnt lgkmcnt(0)");
25     __builtin_amdgcn_s_setprio(1);
26     mma_ABt(C_accum[0][1], A_tile, B_tile_1, C_accum[0][1]);
27     __builtin_amdgcn_s_setprio(0);
28     __builtin_amdgcn_s_barrier();
29
30     st_subtile_a = subtile_inplace<HALF_REG_BLOCK_M, K_STEP>(As[tic][1], {warp_row, 0});
31     load(A_tile, st_subtile_a);
32     G::load(As[tic][0], g.a, {0, 0, row*2, tile + 2});
33     __builtin_amdgcn_s_barrier();
34
35     asm volatile("s_waitcnt lgkmcnt(0)");
36     __builtin_amdgcn_s_setprio(1);
37     mma_ABt(C_accum[1][0], A_tile, B_tile_0, C_accum[1][0]);
38     __builtin_amdgcn_s_setprio(0);
39     __builtin_amdgcn_s_barrier();
40     __builtin_amdgcn_sched_barrier(0);
41
42     G::load(Bs[tic][1], g.b, {0, 0, col*2 + 1, tile + 2});
43     asm volatile("s_waitcnt vmcnt(6)");
44     __builtin_amdgcn_s_barrier();
45
46     __builtin_amdgcn_s_setprio(1);
47     mma_ABt(C_accum[1][1], A_tile, B_tile_1, C_accum[1][1]);
48     __builtin_amdgcn_s_setprio(0);
49     __builtin_amdgcn_s_barrier();
50 }
51
52 // Epilogue not shown
53
54 if (warp_row == 0) {
55     __builtin_amdgcn_s_barrier();
56 }
57
58 // store results
59 store(g.c, C_accum[0][0], {0, 0, (row * 2) * WARPS_M + warp_row, col * 2 * WARPS_N + warp_col});
60 store(g.c, C_accum[0][1], {0, 0, (row * 2) * WARPS_M + warp_row, col * 2 * WARPS_N +
    ↪ warp_col});
61 store(g.c, C_accum[1][0], {0, 0, (row * 2) * WARPS_M + WARPS_M + warp_row, col * 2 * WARPS_N +
    ↪ warp_col});
62 store(g.c, C_accum[1][1], {0, 0, (row * 2) * WARPS_M + WARPS_M + warp_row, col * 2 * WARPS_N +
    ↪ WARPS_N + warp_col});
63 }

```

E.2 Fused Dropout + Residual + Layernorm

A very simple HIPKITTENS kernel that processes a chunk of vectors along the sequence dimension per thread block. This kernel listing demonstrates HK operators and vectors, which resemble those in PyTorch (e.g., sum, add, mul, div).

```
1  __global__ void fused_layernorm(const norm_globals g) {
2
3      auto warpid = kittens::warpid();
4
5      const int batch = blockIdx.y;
6      const int seq_start = blockIdx.x*g.n_per_tile;
7      constexpr int d_model = 128;
8
9      rv_naive<bf16, d_model> residual_s_reg, x_s_reg, norm_weight_s_reg, norm_bias_s_reg;
10     load(x_s_reg, g.x, {0, batch, seq_start + warpid, 0});
11     asm volatile("s_waitcnt vmcnt(0)");
12     load(residual_s_reg, g.residual, {0, batch, seq_start + warpid, 0});
13     bf16 mean = __float2bfloat16(0.0f);
14     bf16 var = __float2bfloat16(0.0f);
15     if constexpr (DROPOUT_P > 0.0f) {
16         dropout_mask(x_s_reg, DROPOUT_P);
17     }
18     if constexpr (DROPOUT_P > 0.0f) {
19         constexpr float scale = 1.0f / (1.0f - DROPOUT_P);
20         mul(x_s_reg, x_s_reg, __float2bfloat16(scale));
21     }
22     asm volatile("s_waitcnt vmcnt(0)");
23     load(norm_weight_s_reg, g.norm_weight, {0,0,0,0});
24     load(norm_bias_s_reg, g.norm_bias, {0,0,0,0});
25     add(residual_s_reg, residual_s_reg, x_s_reg);
26     store(g.o_resid, residual_s_reg, {0, batch, seq_start + warpid, 0});
27
28     // mean and variance
29     sum(mean, residual_s_reg);
30     constexpr float dim_scale = 1.0f / d_model;
31     mean = mean * __float2bfloat16(dim_scale);
32     sub(residual_s_reg, residual_s_reg, mean);
33     mul(x_s_reg, residual_s_reg, residual_s_reg);
34     sum(var, x_s_reg);
35     var = var * __float2bfloat16(dim_scale);
36     var = __float2bfloat16(sqrt(__bfloat162float(var + __float2bfloat16(1e-05f))));
37
38     // compute norm
39     div(residual_s_reg, residual_s_reg, var);
40     asm volatile("s_waitcnt vmcnt(0)");
41     mul(residual_s_reg, residual_s_reg, norm_weight_s_reg);
42     add(residual_s_reg, residual_s_reg, norm_bias_s_reg);
43     store(g.o, residual_s_reg, {0, batch, seq_start+warpid, 0});
44 }
```

Figure 22: Fused Dropout + Residual + Layernorm kernel outperforming torch.compile.

E.3 Attention

The HIPKITTENS attention kernel uses an 8-WAVE PING PONG schedule. Each wave computes a 32×128 tile of the output for a single head and batch. In the prologue, all eight waves first collaboratively load tiles of keys and values, and their own personal tiles of queries. The threads perform the initial query-key matrix multiply and first half of softmax. Then the kernel uses a conditional barrier to stall half the waves (one wave per SIMD). The leader wavegroup proceeds ahead, loading the next tiles of keys and values and upon completion, unlocks the follower wavegroup. In the hotloop, the two wavegroups alternate between compute clusters (each involving matrix multiplies and vector operations) and load clusters (involving global to shared and shared to register loads).

In compute clusters, the compiler interleaves vector ops and matrix ops. We can also use `sched_barrier` hints to guide the LLVM compiler to interleave in custom patterns.

```

1  template<int D>
2  __global__ void attend_ker(const attn_globals<D> g) {
3
4      extern __shared__ alignment_dummy __shm[];
5      shared_allocator al((int*)&__shm[0]);
6      st_bf<KV_BLOCK_SIZE, ATTN_D, st_32x32_s> (&k_smem)[2] = al.allocate<st_bf<KV_BLOCK_SIZE, ATTN_D,
7          ↪ st_32x32_s>, 2>();
8      st_bf<KV_BLOCK_SIZE, ATTN_D, st_8x32_s> (&v_smem)[2] = al.allocate<st_bf<KV_BLOCK_SIZE, ATTN_D,
9          ↪ st_8x32_s>, 2>();
10
11     const int head_idx = (blockIdx.x % GROUP_SIZE) * GROUP_SIZE + (blockIdx.x / GROUP_SIZE);
12     const int batch_idx = blockIdx.z;
13     const int head_idx_kv = head_idx / GROUP_SIZE;
14     const int block_tile_idx = blockIdx.y;
15     const int tile_idx = block_tile_idx * NUM_WARPS + warpId();
16     const int stagger = warpId() / 4;
17
18     const int num_tiles = ATTN_N / KV_BLOCK_SIZE;
19     constexpr float TEMPERATURE_SCALE = (D == 128) ? 0.08838834764f*1.44269504089f : 0.125f*1.44269504089f
20     ↪ f;
21
22     // Initialize all of the register tiles.
23     qo_tile<D, bf16> q_reg; // Q and K are both row layout, as we use mma_ABt.
24     qo_tile_transposed<D, bf16> q_reg_transposed;
25     kv_tile<D, bf16> k_reg;
26     kv_tile_transposed<D, bf16> k_reg_transposed;
27
28     kv_tile<D, bf16, col_1, rt_32x32_s> v_reg;
29     qo_tile_transposed<D, float, col_1, rt_32x32_s> o_reg; // Output tile.
30     attn_tile<D, float, col_1, rt_32x32_s> att_block[2]; // attention tile, in float.
31     attn_tile<D, bf16, col_1, rt_32x32_s> att_block_bf16;
32     typename attn_tile<D, float, col_1, rt_32x32_s>::row_vec max_vec, norm_vec, max_vec_prev;
33
34     G::load<1, false>(k_smem[0], g.Kg, {batch_idx, 0, head_idx_kv, 0});
35     __builtin_amdgcn_s_waitcnt(0);
36     __builtin_amdgcn_sched_barrier(0);
37     __builtin_amdgcn_s_barrier(0);
38
39     qo_tile<D, float> q_reg_f1;
40     load<1, qo_tile<D, float>, _gl_QKV0>(q_reg_f1, g.Qg, {batch_idx, tile_idx, head_idx, 0});
41     mul(q_reg_f1, q_reg_f1, TEMPERATURE_SCALE); // Use sqrtf for clarity
42     copy(q_reg, q_reg_f1);
43     swap_layout_and_transpose(q_reg_transposed, q_reg);
44
45     zero(o_reg);
46     zero(norm_vec);
47     neg_infty(max_vec_prev);
48
49     // All warps then collaboratively load in the first slice of V (V0) and the second slice of K (K1)
50     ↪ into shared memory
51     G::load<1, false>(k_smem[1], g.Kg, {batch_idx, 1, head_idx_kv, 0});
52     // All warps then load in the first slice of K (K0)
53     G::load<1, false>(v_smem[0], g.Vg, {batch_idx, 0, head_idx_kv, 0});
54     load(k_reg, k_smem[0]);
55     asm volatile("s_waitcnt lgkmcnt(0)");
56     asm volatile("s_waitcnt vmcnt(2)");
57     __builtin_amdgcn_sched_barrier(0);
58     __builtin_amdgcn_s_barrier(0);
59
60     // each warp performs QK0
61     zero(att_block[0]);
62     swap_layout_and_transpose(k_reg_transposed, k_reg);
63     mma_AtB(att_block[0], k_reg_transposed, q_reg_transposed, att_block[0]);
64
65     // each warp performs a partial softmax of QK0
66     col_max(max_vec, att_block[0]);
67     sub_col(att_block[0], att_block[0], max_vec);
68     exp2(att_block[0], att_block[0]);
69     sched_barrier_pairs<8, 6, 1>();
70     sched_barrier_exp_pairs<8, 4, 1>();
71
72     // conditional stagger
73     if (stagger) {
74         __builtin_amdgcn_sched_barrier(0);
75         __builtin_amdgcn_s_barrier(0);
76     }

```

```

1 // All warps then load in the second slice of K (K1)
2 load(k_reg, k_smem[1]);
3 // All warps then collaboratively load in the third slice of K (K2) into shared memory
4 G::load<1, false>(k_smem[0], g.Kg, {batch_idx, 2, head_idx_kv, 0});
5 // All warps then collaboratively load in the second slice of V (V1) into shared memory
6 G::load<1, false>(v_smem[1], g.Vg, {batch_idx, 1, head_idx_kv, 0});
7 asm volatile("s_waitcnt lgkmcnt(0)");
8 asm volatile("s_waitcnt vmcnt(4)");
9 __builtin_amdgcn_sched_barrier(0);
10 __builtin_amdgcn_s_barrier();
11
12
13 // hot loop
14 for (int j = 3; j < num_tiles - 1; j += 2) {
15     // Cluster 0:
16     // QK1
17     zero(att_block[1]);
18     swap_layout_and_transpose(k_reg_transposed, k_reg);
19     mma_AtB(att_block[1], k_reg_transposed, q_reg_transposed, att_block[1]);
20     // Finish softmax for QK0
21     sub(max_vec_prev, max_vec_prev, max_vec);
22     exp2(max_vec_prev, max_vec_prev);
23     mul(norm_vec, norm_vec, max_vec_prev);
24     col_sum(norm_vec, att_block[0], norm_vec);
25     copy(att_block_bf16, att_block[0]);
26     sched_barrier_pairs<16, 3, 2>();
27     __builtin_amdgcn_sched_barrier(0);
28     __builtin_amdgcn_s_barrier();
29     __builtin_amdgcn_sched_barrier(0);
30
31     // Cluster 1:
32     // Load K3 into shared
33     G::load<1, false>(k_smem[1], g.Kg, {batch_idx, j, head_idx_kv, 0});
34     // Load V0 into registers
35     load(v_reg, v_smem[0]);
36     asm volatile("s_waitcnt lgkmcnt(0)");
37     asm volatile("s_waitcnt vmcnt(4)");
38     __builtin_amdgcn_sched_barrier(0);
39     __builtin_amdgcn_s_barrier();
40     __builtin_amdgcn_sched_barrier(0);
41
42     // Cluster 2:
43     // AOV0
44     __builtin_amdgcn_s_setprio(1);
45     mul_col(o_reg, o_reg, max_vec_prev);
46     __builtin_amdgcn_sched_barrier(0);
47     mma_AtB(o_reg, v_reg, att_block_bf16, o_reg);
48     // Partial softmax for QK1
49     copy(max_vec_prev, max_vec);
50     col_max(max_vec, att_block[1], max_vec);
51     sub_col(att_block[1], att_block[1], max_vec);
52     exp2(att_block[1], att_block[1]);
53     sched_barrier_pairs<8, 6, 3>();
54     sched_barrier_exp_pairs<8, 4, 3>();
55     __builtin_amdgcn_s_setprio(0);
56     __builtin_amdgcn_sched_barrier(0);
57     __builtin_amdgcn_s_barrier();
58     __builtin_amdgcn_sched_barrier(0);
59
60     // Cluster 3:
61     // Load V2 into shared
62     G::load<1, false>(v_smem[0], g.Vg, {batch_idx, j - 1, head_idx_kv, 0});
63     // Load K2 into registers
64     load(k_reg, k_smem[0]);
65     asm volatile("s_waitcnt lgkmcnt(0)");
66     asm volatile("s_waitcnt vmcnt(4)");
67     __builtin_amdgcn_sched_barrier(0);
68     __builtin_amdgcn_s_barrier();
69     __builtin_amdgcn_sched_barrier(0);

```

```

1      // Cluster 4:
2      //      QK2
3      zero(att_block[0]);
4      swap_layout_and_transpose(k_reg_transposed, k_reg);
5      mma_AtB(att_block[0], k_reg_transposed, q_reg_transposed, att_block[0]);
6      //      Finish softmax for QK1
7      sub(max_vec_prev, max_vec_prev, max_vec);
8      exp2(max_vec_prev, max_vec_prev);
9      mul(norm_vec, norm_vec, max_vec_prev);
10     col_sum(norm_vec, att_block[1], norm_vec);
11     copy(att_block_bf16, att_block[1]);
12     sched_barrier_pairs<16, 3, 4>();
13     __builtin_amdgcn_sched_barrier(0);
14     __builtin_amdgcn_s_barrier();
15     __builtin_amdgcn_sched_barrier(0);
16
17     // Cluster 5:
18     //      Load K4 into shared
19     G::load<1, false>(k_smem[0], g.Kg, {batch_idx, j + 1, head_idx_kv, 0});
20     //      Load V1 into registers
21     load(v_reg, v_smem[1]);
22     asm volatile("s_waitcnt lgkmcnt(0)");
23     asm volatile("s_waitcnt vmcnt(4)");
24     __builtin_amdgcn_sched_barrier(0);
25     __builtin_amdgcn_s_barrier();
26     __builtin_amdgcn_sched_barrier(0);
27
28     // Cluster 6:
29     //      A1V1
30     __builtin_amdgcn_s_setprio(1);
31     mul_col(o_reg, o_reg, max_vec_prev);
32     __builtin_amdgcn_sched_barrier(0);
33     mma_AtB(o_reg, v_reg, att_block_bf16, o_reg);
34     //      Partial softmax for QK2
35     copy(max_vec_prev, max_vec);
36     col_max(max_vec, att_block[0], max_vec);
37     sub_col(att_block[0], att_block[0], max_vec);
38     exp2(att_block[0], att_block[0]);
39     sched_barrier_pairs<8, 6, 5>();
40     sched_barrier_exp_pairs<8, 4, 5>();
41     __builtin_amdgcn_s_setprio(0);
42     __builtin_amdgcn_sched_barrier(0);
43     __builtin_amdgcn_s_barrier();
44     __builtin_amdgcn_sched_barrier(0);
45
46     // Cluster 7:
47     //      Load V3 into shared
48     G::load<1, false>(v_smem[1], g.Vg, {batch_idx, j, head_idx_kv, 0});
49     //      Load K3 into registers
50     load(k_reg, k_smem[1]);
51     asm volatile("s_waitcnt lgkmcnt(0)");
52     asm volatile("s_waitcnt vmcnt(4)");
53     __builtin_amdgcn_sched_barrier(0);
54     __builtin_amdgcn_s_barrier();
55     __builtin_amdgcn_sched_barrier(0);
56 }
57
58 // Epilogue not shown
59
60 // Conclusion
61 if (!stagger) {
62     __builtin_amdgcn_s_barrier();
63 }
64
65 qo_tile<D, float, row_1, rt_32x32_s> o_reg_transposed;
66 swap_layout_and_transpose(o_reg_transposed, o_reg);
67 store<1>(g.Og, o_reg_transposed, {batch_idx, tile_idx, head_idx, 0});
68
69 // multiply by ln(2)
70 mul(max_vec, max_vec, 0.69314718056f);
71 log(norm_vec, norm_vec);
72 add(norm_vec, norm_vec, max_vec);
73 store(g.L_vec, norm_vec, {batch_idx, head_idx, 0, tile_idx});
74 }

```

Figure 23: HIPKITTENS non-causal attention forwards kernel that competes with the assembly kernel provided in AMD’s AITER library.

F Case study: Preliminary findings for the FP6 GEMM

We discuss our **initial empirical observations** of FP6 hardware behavior on AMD’s MI350X and MI355X GPUs. The goal is to characterize how FP6 memory movement and matrix-core operations behave in practice. AMD’s own CK library baselines are **unoptimized** at the time of writing, and our results should be interpreted as preliminary. FP6 is exciting because AMD matrix cores achieve twice the peak FLOPS for FP6 as NVIDIA devices. However, in practice, we incur challenges in loading FP6 values to and from memory, which impact our ability to achieve high utilization.

Memory Loads. Our FP6 GEMM kernel uses 4 waves to cooperatively load a 128×128 tile from global memory in each memory cluster. With the FP6 datatype, that tile is $128 \times 128 \times 6/8 = 12,288$ bytes, or 48 bytes per thread. We consider the following CDNA4 instructions as options to load from global memory:

- **buffer_load_dwordx4** minimizes the number of instructions issued per thread (at 3 per tile). However, naively using this instruction to load to shared memory and then using **ds_read_b128** followed by **ds_read_b64** to read the 24 consecutive bytes owned by each thread from shared memory into registers causes shared memory alignment issues, because **ds_read_b128** must be 16-byte aligned for maximum performance. For example, the second thread on each row of the tile performs a **ds_read_b128** at an offset of 24 bytes into the row. Our kernel becomes shared-memory bound in this configuration.

One solution is for every second thread (`laneid % 2 == 1`) to flip the two shared memory load instructions, so **ds_read_b64** loads the first 8 bytes of the thread’s data, and **ds_read_b128** loads the next 16 bytes. We find that loading into a register destination that depends on the thread ID requires the use of slow scratch storage. Instead, for threads with flipped **ds_read_*** instructions, we continue reading **ds_read_b128** into the first four registers and **ds_read_b64** into the second two registers, regardless of thread. This approach then requires a shuffle, where we conditionally swap the two regions in registers based on thread ID. This “breaks the wave,” resulting in two jump instructions in addition to the VALU instructions required to move the memory. We find that the incurred jump + VALU from shuffling comprises 49% of the cycles in the kernel’s hot loop, resulting in a kernel that achieves only 2430 TFLOPs.

Alternatively, we can use two **ds_read_b96** instructions. This approach causes misalignment between the 16-byte chunks read by **buffer_load_dwordx4** from global to shared memory and the 12-byte chunks read by **ds_read_b96**. As a result, we are unable to swizzle the data in shared memory, resulting in 4-way bank conflicts. Given these issues with **buffer_load_dwordx4**, we look at other options for loading FP6 values from global to shared memory.

- **buffer_load_dwordx3** is appealing for FP6 because it allows a warp to exactly load an 8×128 tile from global memory. It also supports swizzling. Unfortunately, this instruction for FP6 does not outperform FP8 in instruction issue count: each thread issues 4 instructions to load a 128×128 tile, which is the same number used in our FP8 GEMM kernel. This instruction also loads each thread’s 12 bytes of data at a stride of 16 bytes, wasting 25% of the resulting shared memory tile and rendering 8 of the 32 banks available to **ds_read_b96** (Table 5) unused. Despite these drawbacks, we find this is likely the most compelling global-to-shared load instruction for our FP6 GEMM use case. **ds_read_b96** is the natural LDS-to-register load instruction for data loaded to shared memory using **buffer_load_dwordx3**. We find that **ds_read_b96** works well on 16-byte aligned shared memory addresses.
- **buffer_load_dwordx1** avoids shared memory waste, alignment issues, and swizzling limitations, but the kernel becomes bottlenecked by the number of instructions issued, resulting in a slower kernel than the one built with **buffer_load_dwordx3**.

Matrix Core Operation. With the BF16 and FP8 GEMMs, we found the fastest MFMA instruction is the smaller one available for the given dtype (Figure 3), which in this case is `v_mfma_f32_16x16x128_f8f6f4`. In this instruction, each thread owns 32 consecutive elements, or 24 consecutive bytes, of each FP6 operand matrix. In our kernel, each thread issues two **ds_read_b96** instructions: one for the first 12 bytes, and one for the latter 12 bytes. **ds_read_b96** constrains the destination base address in the register file to a 16 byte aligned




Figure 24: **FP6 GEMM**. We compare performance of FP6 GEMM on square shapes 8192 and 16384 across AMD’s CK library, NVIDIA’s CUTLASS on B200, and HIPKITTENS. We use 500 iterations of warmup and 100 iterations of measurement.

address, so in order to achieve continuity between the 24 bytes of data, we must issue three `v_mov_b32_e32` instructions to shuffle each of the three registers written to by the second `v_mov_b32_e32` down one register. Note that this shuffle is not as expensive as the shuffle required when using `buffer_load_dwordx4` with `ds_read_b128` and `ds_read_b64` because fewer data are shuffled and no waves break due to this shuffle. We note that HIPCC does not handle this shuffle requirement well, and this kernel at size 16384x16384x16384 spills 54 registers to scratch memory, resulting in a slow and incorrect kernel. To remedy this, we rewrote our FP6 GEMM while explicitly scheduling registers, allowing us to intelligently set which registers are used in this shuffle and completely removing register spills. This approach was not without hazards. We need to account for the instruction latency of `v_mov_b32_e32`, so we manually ensure that at least 8 cycles of instructions are between the `v_mov_b32_e32` instructions and the dependent MFMA instruction. In some cases, this involves manually inserting `v_nop` instructions.

Results. FP6 matrix core speed is a standout feature of MI350X and MI355X GPUs. Our FP6 GEMM kernel outperforms AMD’s CK implementation and attains performance comparable to our own FP8 GEMM. These results reflect our initial observations of FP6 hardware behavior; we expect additional improvements in future work.